View 71M6511-IGT_4567384.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
GENERAL DESCRIPTION
The TERIDIAN 71M6511 is a highly integrated SOC with an MPU core, RTC, FLASH and LCD driver. TERIDIAN's patented Single Converter Technology with a 22-bit delta-sigma ADC, 3 analog inputs, digital temperature compensation, precision voltage reference and 32-bit computation engine (CE) supports a wide range of single-phase metering applications with very few low cost external components. A 32kHz crystal time base for the entire system and internal battery backup support for RAM and RTC further reduce system cost. Maximum design flexibility is supported with multiple UARTs, I2C, a power fail comparator, a 5V LCD charge pump, up to 12 DIO pins and an insystem programmable FLASH. The device is offered in high (0.1%) and standard (0.5%) accuracy versions for multifunction residential/commercial meter applications requiring multiple voltage/current inputs and complex LCD or DIO configurations. A complete array of ICE and development tools, programming libraries and reference designs enable rapid development and certification of meters that meet most demanding worldwide electricity metering standards.
LIVE
FEATURES Wh accuracy over temperature and 2000:1 range < 0.1% -- 71M6511H, <0.5% -- 71M6511 Exceeds IEC62053 / ANSIC12.20. Voltage reference < 10ppm/C -- 71M6511H, < 50ppm/C -- 71M6511 Three sensor inputs - VDD referenced Low jitter Wh/VARh pulse outputs Pulse count for pulse outputs Four-quadrant metering Voltage/current angle Line frequency count for RTC Digital temperature compensation
POWER SUPPLY
CT/SHUNT LOAD
Sag detection Independent 32-bit compute engine 40-70Hz line frequency range with same calibration Phase compensation (7) Battery Backup for RAM and RTC
BATTERY
NEUT
CONVERTER IA VA
V3.3A V3.3D GNDA GNDD 5V BOOST
V or I
IB
TERIDIAN 71M6511
VDRV REGULATOR VBAT V2.5
22mW @3.3V, 7.2W back up Flash memory option with security 22-bit delta-sigma ADC 8-bit MPU (80515) - 1 clock cycle per instruction LCD driver (128 pixels) High speed SSI serial output RTC for time-of-use functions Hardware watchdog timer Up to 12 general purpose I/O pins 64KB Flash, 7KB RAM Two UARTs for IR and AMR 64-lead LQFP package
VOLTAGE REF VREF VBIAS SERIAL PORTS
TEMP SENSOR
LCD DRIVER DIO, PULSE VLCD COM0..3 SEG0..19 SEG 24..32 DIO 0..11 SEG 32..41 DIO 12..21
RAM FLASH COMPUTE ENGINE
3V/5V LCD
88.88.8888
EEPROM
AMR
TX RX SENSE DRIVE RX TX
IR POWER FAULT 32 kHz
COMPARATOR V1 OSC/PLL XIN XOUT
MPU
RTC TIMERS
ICE
TEST PULSES
7/20/2007
Page: 1 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Table of Contents
GENERAL DESCRIPTION .......................................................................................................................................... 1 FEATURES.................................................................................................................................................... 1 HARDWARE DESCRIPTION....................................................................................................................................... 8 Hardware Overview........................................................................................................................................ 8 Analog Front End (AFE)................................................................................................................................. 8 Multiplexer ....................................................................................................................................... 8 ADC................................................................................................................................................. 9 FIR Filter.......................................................................................................................................... 9 Voltage Reference........................................................................................................................... 9 Temperature Sensor........................................................................................................................ 10 Functional Description ..................................................................................................................... 10 Computation Engine (CE) .............................................................................................................................. 11 Meter Equations .............................................................................................................................. 12 Pulse Generator .............................................................................................................................. 12 Real-Time Monitor ........................................................................................................................... 13 CE Functional Overview .................................................................................................................. 13 80515 MPU Core ........................................................................................................................................... 15 80515 Overview............................................................................................................................... 15 Memory Organization ...................................................................................................................... 15 Special Function Registers (SFRs).................................................................................................. 17 Special Function Registers (Generic 80515 SFRs) ......................................................................... 18 Special Function Registers Specific to the 71M6511....................................................................... 20 Instruction Set.................................................................................................................................. 21 UART............................................................................................................................................... 21 Timers and Counters ....................................................................................................................... 24 WD Timer (Software Watchdog Timer)............................................................................................ 26 Interrupts ......................................................................................................................................... 29 External Interrupts ........................................................................................................................... 31 Interrupt Priority Level Structure ...................................................................................................... 33 Interrupt Sources and Vectors ......................................................................................................... 34 On-Chip Resources ....................................................................................................................................... 36 DIO Ports......................................................................................................................................... 36 Physical Memory ............................................................................................................................. 37 Oscillator.......................................................................................................................................... 38 Real-Time Clock (RTC) ................................................................................................................... 39 LCD Drivers ..................................................................................................................................... 39 LCD Voltage Boost Circuitry ............................................................................................................ 40 UART (UART0) and Optical Port (UART1) ...................................................................................... 40 Hardware Reset Mechanisms.......................................................................................................... 41 Reset Pin (RESETZ) ....................................................................................................................... 41 Hardware Watchdog Timer.............................................................................................................. 41 Crystal Frequency Monitor............................................................................................................... 41 V1 Pin.............................................................................................................................................. 41 I2C Interface (EEPROM) ................................................................................................................. 42 Internal Clocks and Clock Dividers .................................................................................................. 43
Page: 2 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Battery ............................................................................................................................................. 43 Internal Voltages (VBIAS, VBAT, V2P5).......................................................................................... 43 Test Ports ........................................................................................................................................ 44 FUNCTIONAL DESCRIPTION..................................................................................................................................... 46 Theory of Operation ....................................................................................................................................... 46 System Timing Summary............................................................................................................................... 47 Data Flow....................................................................................................................................................... 49 CE/MPU Communication ............................................................................................................................... 49 Fault, Reset, Power-Up.................................................................................................................................. 50 Battery Operation........................................................................................................................................... 51 Power Save Modes........................................................................................................................................ 51 Temperature Compensation .......................................................................................................................... 52 Chopping Circuitry ......................................................................................................................................... 52 Internal/External Pulse Generation and Pulse Counting ................................................................................ 54 Program Security ........................................................................................................................................... 55 FIRMWARE INTERFACE ............................................................................................................................................ 56 I/O RAM MAP - In Numerical Order .............................................................................................................. 56 SFR MAP (SFRs Specific to TERIDIAN 80515) - In Numerical Order .......................................................... 57 I/O RAM (Configuration RAM) - Alphabetical Order ...................................................................................... 58 CE Program and Environment ....................................................................................................................... 64 CE Program..................................................................................................................................... 64 Formats ........................................................................................................................................... 64 Constants ........................................................................................................................................ 64 Environment .................................................................................................................................... 65 CE Calculations ............................................................................................................................... 65 CE RAM Locations......................................................................................................................................... 66 CE Front End Data (Raw Data) ....................................................................................................... 66 CE Status Word............................................................................................................................... 66 CE Transfer Variables ..................................................................................................................... 67 TYPICAL PERFORMANCE DATA............................................................................................................................... 74 Wh Accuracy at Room Temperature.............................................................................................................. 74 VARh Accuracy at Room Temperature.......................................................................................................... 74 Harmonic Performance .................................................................................................................................. 75 Meter Accuracy over Temperature (71M6511H)............................................................................................ 75 APPLICATION INFORMATION ................................................................................................................................... 76 Connection of Sensors (CT, Resistive Shunt, Rogowski Coil) ....................................................................... 76 Distinction between 71M6511 and 71M6511H Parts ..................................................................................... 76 Temperature Compensation and Mains Frequency Stabilization for the RTC ............................................... 77 External Temperature Compensation ............................................................................................................ 78 Temperature Measurement ........................................................................................................................... 78 Connecting LCDs........................................................................................................................................... 79 Connecting I2C EEPROMs............................................................................................................................ 80 Connecting 5V Devices.................................................................................................................................. 80 Optical Interface............................................................................................................................................. 81 Connecting V1 and Reset Pins ...................................................................................................................... 81 Flash Programming........................................................................................................................................ 82 MPU Firmware Library ................................................................................................................................... 82
Page: 3 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 SPECIFICATIONS ....................................................................................................................................................... 83 Electrical Specifications ................................................................................................................................. 83 LOGIC LEVELS............................................................................................................................... 84 VREF, VBIAS .................................................................................................................................. 86 CRYSTAL OSCILLATOR ................................................................................................................ 86 LCD BOOST.................................................................................................................................... 88 LCD DRIVERS ................................................................................................................................ 88 RTC ................................................................................................................................................. 88 RESETZ .......................................................................................................................................... 88 COMPARATORS ............................................................................................................................ 88 RAM AND FLASH MEMORY .......................................................................................................... 89 FLASH MEMORY TIMING .............................................................................................................. 89 EEPROM INTERFACE.................................................................................................................... 89 Recommended External Components ........................................................................................................... 89 Packaging Information ................................................................................................................................... 90 Pinout (Top View) ............................................................................................................................ 91 Pin Descriptions............................................................................................................................... 92 I/O Equivalent Circuits: .................................................................................................................... 94 ORDERING INFORMATION ......................................................................................................................... 95
Figures
Figure 1: IC Functional Block Diagram ............................................................................................................7 Figure 2: General Topology of a Chopped Amplifier ......................................................................................10 Figure 3: AFE Block Diagram ........................................................................................................................11 Figure 4: Samples in Multiplexer Cycle ..........................................................................................................13 Figure 5: Accumulation Interval......................................................................................................................13 Figure 6: Memory Map...................................................................................................................................15 Figure 7: Interrupt Structure...........................................................................................................................35 Figure 8: DIO Ports Block Diagram................................................................................................................36 Figure 9: Oscillator Circuit..............................................................................................................................39 Figure 10: LCD Voltage Boost Circuitry .........................................................................................................40 Figure 11: Voltage Range for V1....................................................................................................................42 Figure 12: Voltage. Current, Momentary and Accumulated Energy ...............................................................46 Figure 13: Timing Relationship between ADC MUX, CE, and Serial Transfers .............................................47 Figure 14: RTM Output Format......................................................................................................................48 Figure 15: SSI Timing, (SSI_FPOL = SSI_RDYPOL = 0) ..............................................................................48 Figure 16: SSI Timing, 16-bit Field Example (External Device Delays SRDY)...............................................48 Figure 17: MPU/CE Data Flow.......................................................................................................................49 Figure 18: MPU/CE Communication (Functional) ..........................................................................................50 Figure 19: MPU/CE Communication (Processing Sequence) ........................................................................50 Figure 20: Timing Diagram for Voltages, Current and Operation Modes after Power-Up ..............................51 Figure 21: Chop Polarity w/ Automatic Chopping...........................................................................................53 Figure 22: Sequence with Alternate Multiplexer Cycles .................................................................................53 Figure 23: Sequence with Alternate Multiplexer Cycles and Controlled Chopping.........................................54 Figure 24: Wh Accuracy, 0.3A - 200A/240V ..................................................................................................74 Figure 25: VARh Accuracy for 0.3A to 200A/240V Performance ...................................................................74 Figure 26: 71M6511H Wh Accuracy over Current at Various Temperatures .................................................74
Page: 4 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Figure 27: Meter Accuracy over Harmonics at 240V, 30A .............................................................................75 Figure 28: Typical Meter Accuracy over Temperature Relative to 25C (w/ Temperature Compensation) .....................................................................................................................75 Figure 29: Resistive Voltage Divider (left), Current Transformer (right) .........................................................76 Figure 30: Resistive Shunt (left), Rogowski Coil (right) ..................................................................................76 Figure 31: Crystal Frequency over Temperature ...........................................................................................77 Figure 32: Crystal Compensation...................................................................................................................78 Figure 33: Connecting LCDs..........................................................................................................................79 Figure 34: LCD Boost Circuit .........................................................................................................................79 Figure 35: EEPROM Connection ...................................................................................................................80 Figure 36: Interfacing RX to a 0-5V Signal.....................................................................................................80 Figure 37: Connection for Optical Components .............................................................................................81 Figure 38: Voltage Divider for V1 ...................................................................................................................81 Figure 39: External Components for RESETZ ...............................................................................................82
Tables
Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles .............................................................8 Table 2: Channel control based on MUX_DIV and FIR_LEN...........................................................................9 Table 3: CE DRAM Locations for ADC Results .............................................................................................12 Table 4: Standard Meter Equations (inputs shown gray are scanned but not used for calculation) ...............12 Table 5: Stretch Memory Cycle Width............................................................................................................16 Table 6: Internal Data Memory Map...............................................................................................................17 Table 7: Special Function Registers Locations ..............................................................................................17 Table 8: Special Function Registers Reset Values ........................................................................................18 Table 9: PSW Register Flags.........................................................................................................................19 Table 10: PSW bit functions...........................................................................................................................19 Table 11: Port Registers ................................................................................................................................20 Table 12: Special Function Registers ............................................................................................................21 Table 13: Baud Rate Generation ...................................................................................................................22 Table 14: UART Modes .................................................................................................................................22 Table 15: The S0CON Register .....................................................................................................................22 Table 16: The S1CON register ......................................................................................................................23 Table 17: The S0CON Bit Functions..............................................................................................................23 Table 18: The S1CON Bit Functions..............................................................................................................24 Table 19: The TMOD Register.......................................................................................................................24 Table 20: TMOD Register Bit Description ......................................................................................................25 Table 21: Timers/Counters Mode Description................................................................................................25 Table 22: The TCON Register .......................................................................................................................25 Table 23: The TCON Register Bit Functions..................................................................................................26 Table 24: Timer Modes ..................................................................................................................................26 Table 25: The PCON Register .......................................................................................................................26 Table 26: The IEN0 Register (see also Table 34) ..........................................................................................27 Table 27: The IEN0 Bit Functions (see also Table 34)...................................................................................27 Table 28: The IEN1 Register (see also Tables 35/36) ...................................................................................27 Table 29: The IEN1 Bit Functions (see also Tables 35/36)............................................................................27 Table 30: The IP0 Register (see also Table 46) ............................................................................................28 Table 31: The IP0 bit Functions (see also Table 46)......................................................................................28 Table 32: The WDTREL Register ..................................................................................................................28
Page: 5 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Table 33: The WDTREL Bit Functions ...........................................................................................................28 Table 34: The IEN0 Register .........................................................................................................................29 Table 35: The IEN0 Bit Functions ..................................................................................................................29 Table 36: The IEN1 Register .........................................................................................................................30 Table 37: The IEN1 Bit Functions ..................................................................................................................30 Table 38: The IEN2 Register .........................................................................................................................30 Table 39: The IEN2 Bit Functions ..................................................................................................................30 Table 40: The TCON Register .......................................................................................................................31 Table 41: The TCON Bit Functions................................................................................................................31 Table 42: The IRCON Register......................................................................................................................31 Table 43: The IRCON Bit Functions ..............................................................................................................31 Table 44: External MPU Interrupts.................................................................................................................32 Table 45: Control Bits for External Interrupts .................................................................................................32 Table 46: Priority Level Groups......................................................................................................................33 Table 47: The IP0 Register: ...........................................................................................................................33 Table 48: The IP1 Register: ...........................................................................................................................33 Table 49: Priority Levels ................................................................................................................................33 Table 50: Interrupt Polling Sequence.............................................................................................................34 Table 51: Interrupt Vectors ............................................................................................................................34 Table 52: Data/Direction Registers and Internal Resources for DIO Pin Groups ...........................................36 Table 53: DIO_DIR Control Bit.......................................................................................................................37 Table 54: Selectable Controls using the DIO_DIR Bits ..................................................................................37 Table 55: MPU Data Memory Map.................................................................................................................37 Table 56: Liquid Crystal Display Segment Table (Typical).............................................................................40 Table 57: EECTRL Status Bits.......................................................................................................................43 Table 58: TMUX[3:0] Selections ....................................................................................................................44 Table 59: SSI Pin Assignment .......................................................................................................................45 Table 60: Power Saving Measures ................................................................................................................51 Table 61: CHOP_EN Bits...............................................................................................................................52 Table 62: Frequency over Temperature.........................................................................................................77
Page: 6 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
VREF VBIAS V3P3A GNDA GNDA
IA VA IB
VBIAS MUX V3P3A + VREF TEMP MUX MUX CTRL EQU MUX_ALT MUX_DIV CHOP_EN VREF_DIS CK32
ADC CONVERTER VOLTAGE BOOST
VDRV
FIR FILTER FIR_LEN LCD_IBST LCD_BSTEN
VREF
GNDD
VOLT REG
V3P3D VBAT
XIN XOUT CKTEST
CKOUT_EN
OSC (32KHz) OSC_DIS
RTCLK (32KHz)
MCK PLL
0.1V
GNDD
V2P5
V2P5 VLCD
CK_EN 4.9MHz CK_GEN ECK_DIS MPU_DIV CK_2X CKMPU_2X MUX_SYNC CKCE <4.9MHz WPULSE VARPULSE CE 32-bit Compute Engine RTM DATA 00-FF
CKFIR 4.9MHz CE RAM (1KB) SSI
2.5V to logic
STRT
MUX LCD DISPLAY DRIVER MEMORY SHARE
TEST
CE CONTROL
COM0..3
SEG0..SEG2
PROG 000-7FF
1000-13FF
EQU PRE_SAMPS SUM_CYCLES
RTM_EN CE_EN XFER BUSY CE_BUSY CE_RUN CE PROG RAM (4KB) CE_LOAD
WPULSE VARPULSE
3000-3FFF I/O RAM
LCD_NUM LCD_MODE LCD_CLK LCD_EN DIGITAL I/O DIO_EEX PULSEV/W DIO_IN DIO_OUT LCD_NUM DIO_GP RTC RTC_HOLD RTC_SET CONFIGURATION PARAMETERS RTCLK
SEG8..SEG19 SEG24/DIO4 ... SEG31/DIO11 SEG34/DIO14 ... SEG37/DIO17 SEG3/SCLK SEG4/SSDATA SEG5/SFR SEG6/SRDY SEG7/ MUX_SYNC
CKMPU <4.9MHz SCL SDA EEPROM INTERFACE 2000-20FF DATA 0000-FFFF 0000-07FF
CONFIG RAM XFER_BUSY MPU XRAM (2KB) CE_BUSY RTCLK reserved CK_MPU CK_10M MUX_SYNC OPTRX reserved reserved WDTR_EN RTM VBIAS PLL_2.5V IBIAS DGND
TX RX
UART
DMUX F E D C B A 9 8 7 6 5 4 3 2 1
ANALOG DIGITAL
MPU (8051)
OPT_TX
OPTICAL
PROG 0000-FFFF VBIAS
0000-FFFF
FLASH (64KB) EERDSLOW EEWRSLOW
OPT_RX
OPT_TXDIS
V1
POWER FAULT
WAKE FAULTZ
V3P3
EMULATOR PORT
COMP_STAT COMP_INT
TMUXOUT
0 TMUX October 5, 2005
RESETZ
Figure 1: IC Functional Block Diagram
Page: 7 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
HARDWARE DESCRIPTION
Hardware Overview
The TERIDIAN 71M6511 single chip single-phase meter integrates all primary functional blocks required to implement a solidstate electricity meter. Included on chip are an analog front end (AFE), an 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515), an independent 32-bit digital computation engine (CE), a voltage reference, a temperature sensor, LCD drivers, RAM, FLASH memory, a real time clock (RTC), and a variety of I/O pins. Various current sensor technologies are supported including Current Transformers (CT), Resistive Shunts, and Rogowski (di/dt) Coils. In addition to advanced measurement functions, the real time clock function allows the 71M6511/6511H to record time of use (TOU) metering information for multi-rate applications. Measurements can be displayed on either a 3V or a 5V LCD. Flexible mapping of LCD display segments will facilitate integration with any LCD format. The design trade-off between the number of LCD segments and DIO pins can be flexibly configured using memory-mapped I/O to accommodate various requirements. The 71M6511 includes several I/O peripheral functions that improve the functionality of the device and reduce the component count for most meter applications. The I/O peripherals include two UARTs, digital I/O, comparator inputs, LCD display drivers, I2C interface and an optical/IR interface. One of the two internal UARTs (UART1) is adapted to support an Infrared LED with internal drive output and sense input but it can also function as a standard UART. A block diagram of the chip is shown in Figure 1. A detailed description of various hardware blocks follows.
Analog Front End (AFE)
The AFE of the TERIDIAN 71M6511 Power Meter IC is comprised of an input multiplexer, a delta-sigma A/D converter with a voltage reference, followed by an FIR filter. A block diagram of the AFE is shown in Figure 3.
Multiplexer
The input multiplexer supports four input signals that are applied to the pins IA, VA, and IB plus the output of the internal temperature sensor. The multiplexer can be operated in two modes: * * During a normal multiplexer cycle, the signals from the pins IA, VA, and IB, are selected. During the alternate multiplexer cycle, the temperature signal (TEMP) is selected, along with the other signal sources shown in Table 1.
Alternate multiplexer cycles are usually performed infrequently (every second or so). VA is not replaced in the alternate multiplexer cycles. Missing samples due to alternate multiplexer cycles are automatically interpolated by the CE. Channels used from MUX Sequence States 0 3 0 000 001 IA IA 1 VA VA 2 IB IB 3 Channels used from alternative MUX Sequence States 0 3 0 TEMP TEMP 1 VA VA 2 IB 3 -
EQU
Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles
In a typical application, the IA input is connected to a current transformer that senses the line current. VA is typically connected to a voltage sensor through resistor dividers. IB may be connected to a second current transformer, e.g. for optional tamper detection.
Page: 8 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 The Multiplexer Control Circuit handles the setting of the multiplexer. The function of the Multiplexer Control Circuit is governed by the I/O RAM registers MUX_ALT (0x2005[2]), EQU (0x2000[7:5]), and MUX_DIV (0x2002[7:6]). MUX_DIV controls the number of samples per cycle. It can request 2, 3, 4, or 6 multiplexer states per cycle. The MUX_ALT bit requests an alternate multiplexer cycle. The bit may be asserted on any MPU cycle and may be subsequently de-asserted on any cycle including the next one. A rising edge on MUX_ALT will cause the Control Circuit to wait until the next multiplexer cycle and implement a single alternate cycle. Multiplexer Control Circuit also controls the FIR filter initiation and the chopping of the ADC reference voltage, VREF. The Multiplexer Control Circuit is clocked by CK32, the 32768Hz clock from the PLL block, and launches each pass through the CE program. Table 2 shows the possible settings for MUX_DIV and FIR_LEN and the resulting channels sampled along with sample frequencies.
MUX_DIV (0x2002[7.6])
Number of channels selected (mux states per cycle) --4 3 2
Number of CK32 states for code pass
Effective sample frequency [Hz]
Number of CK32 states for code pass
Effective sample frequency [Hz]
FIR_LEN = 0 Not Allowed 9 7 5 3640.89 4681.143 6553.6 13 10 7
FIR_LEN =1 2520.615 3276.8 4681.143
00 01 10 11
Table 2: Channel control based on MUX_DIV and FIR_LEN
ADC
A single 21/22-bit delta-sigma A/D converter (ADC) digitizes the power inputs to the AFE. The resolution of the ADC is programmable using the I/O RAM register FIR_LEN register (0x2005[4]). ADC resolution may be selected to be 21 bits (FIR_LEN=0), or 22 bits (FIR_LEN=1). Conversion time is two cycles of CK32 with FIR_LEN = 0 and three cycles with FIR_LEN = 1. In order to provide the maximum resolution, the ADC should be operated with FIR_LEN = 1. Accuracy, timing and functional specifications in this data sheet are based on FIR_LEN = 1 and MUX_DIV = 1 (four CK32 cycles). Alternative specifications are also provided for FIR_LEN = 1 and MUX_DIV = 2 (three CK32 cycles) in the CE Program and Environment section. Initiation of each ADC conversion is controlled by the Multiplexer Control Circuit as described previously.
FIR Filter
The finite impulse response (FIR) filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data of the FIR filter (raw data) is stored into the CE DRAM location determined by the multiplexer selection. The location of the raw data in the CE DRAM is specified in the CE Program and Environment Section.
Voltage Reference
The 71M6511/6511H includes an on-chip precision bandgap voltage reference that incorporates auto-zero techniques. The reference of the 71M6511H is trimmed in production to minimize errors caused by component mismatch and drift. The result is a voltage output with a predictable temperature coefficient.
Page: 9 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 The voltage reference is chopper stabilized, i.e. the polarity can be switched by the MPU using the I/O RAM register CHOP_ENA (0x2002[5:4]). The two bits in the CHOP_ENA register enable the MPU to operate the chopper circuit in regular or inverted operation, or in "toggling" mode. When the chopper circuit is toggled in between multiplexer cycles, DC offsets on the measured signals will automatically be averaged out. The general topology of a chopped amplifier is given in Figure 2.
Vinp Vinn CROSS
A B A B
+ G -
A B A B
Voutp Voutn
Figure 2: General Topology of a Chopped Amplifier It is assumed that an offset voltage Voff appears at the positive amplifier input. With all switches, as controlled by CROSS in the "A" position, the output voltage is: Voutp - Voutn = G (Vinp + Voff - Vinn) = G (Vinp - Vinn) + G Voff With all switches set to the "B" position by applying the inverted CROSS signal, the output voltage is: Voutn - Voutp = G (Vinn - Vinp + Voff) = G (Vinn - Vinp) + G Voff, or Voutp - Voutn = G (Vinp - Vinn) - G Voff Thus, when CROSS is toggled, e.g. after each multiplexer cycle, the offset will alternately appear on the output as positive and negative, which results in the offset effectively being eliminated, regardless of its polarity or magnitude. The Functional Description Section contains a chapter with a detailed description on controlling the CHOP_ENA register.
Temperature Sensor
The 71M6511/6511H includes an on-chip temperature sensor implemented as a bandgap reference. It is used to determine the die temperature The MPU may request an alternate multiplexer cycle containing the temperature sensor output by asserting MUX_ALT. The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see section titled "Temperature Compensation"). The zero reference for the temperature sensor is VBIAS.
Functional Description
The AFE functions as a data acquisition system, controlled by the MPU. The main signals (IA, VA, IB) are sampled and the ADC counts obtained are stored in CE RAM where they can be accessed by the CE and, if necessary, by the MPU. Alternate multiplexer cycles are initiated less frequently by the MPU to gather access to the slow temperature signal.
Page: 10 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
VREF VBIAS
IA VA IB
ADC CONVERTER MUX VBIAS V3P3A + VREF TEMP MUX MUX CTRL EQU MUX_ALT MUX_DIV CHOP_EN VREF_DIS CK32 VREF FIR_LEN FIR FILTER
Figure 3: AFE Block Diagram
Computation Engine (CE)
The CE, a dedicated 32-bit RISC processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include: * * * * * * * Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time). Frequency-insensitive delay cancellation on all six channels (to compensate for the delay between samples caused by the multiplexing scheme). 90 phase shifter (for VAR calculations). Pulse generation. Monitoring of the input signal frequency (for frequency and phase information). Monitoring of the input signal amplitude (for sag detection). Scaling of the processed samples based on chip temperature (temperature compensation) and calibration coefficients.
The CE program RAM (CE PRAM) is loaded at boot time by the MPU and then executed by the CE. Each CE instruction word is 2 bytes long. The CE program counter begins a pass through the CE code each time multiplexer state 0 begins. The code pass ends when a HALT instruction is executed. For proper operation, the code pass must be completed before the multiplexer cycle ends (see System Timing Summary in the Functional Description Section). The CE data RAM (CE DRAM) can be accessed by the FIR filter block, the RTM circuit, the CE, and the MPU. Assigned time slots are reserved for FIR, RTM, and MPU, respectively, such that memory accesses to CE_RAM do not collide. Holding registers are used to convert 8-bit wide MPU data to/from 32-bit wide CE DRAM data, and wait states are inserted as needed, depending on the frequency of CKMPU. Table 3 shows the CE DRAM addresses allocated to analog inputs from the AFE.
Page: 11 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Address (hex) 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 Name IA VA IB TEMP -Description Phase A current Phase A voltage Phase B current Reserved Reserved Reserved Temperature Reserved
Table 3: CE DRAM Locations for ADC Results
Meter Equations
The Compute Engine (CE) program for residential meter configurations implements the equations in Table 4. The I/O RAM register EQU specifies the equation to be used based on the number and arrangement of phases used for metering. In case of single-phase metering, the unconnected input should be tied to V3P3A, the analog supply voltage. The EQU selection enables the 71M6511 to calculate single-phase power measurement based on the type of service used. Table 4 also states the sequence of the multiplexer in the AFE.
EQU
Formula
Channels used from MUX Sequence States 0 3 0 1 VA VA 2 IB IB 3 -
Channels used from alternative MUX Sequence States 0 3 0 TEMP TEMP 1 VA VA 2 IB 3 -
000 001
VA IA (1 element, 2W 1) VA(IA-IB)/2 (1 element, 3W 1)
IA IA
Table 4: Standard Meter Equations (inputs shown gray are scanned but not used for calculation)
Pulse Generator
The CE contains two pulse generators which create low jitter pulses at a rate set by the CE DRAM registers APULSEW*WRATE and APULSER*WRATE if EXT_PULSE (a CE input variable in CE DRAM) is 15. This mode puts the MPU in control of pulse generation by placing values into the APULSEW and APULSER registers ("external pulse generation"). If EXT_PULSE is 0, APULSEW is replaced with WSUM_X and APULSER is replaced with VARSUM_X. In this mode, the CE generates pulse based on its internal computation of WSUM_X and VARSUM_X, the signed sums of energy from all three elements ("internal pulse generation"). The DIO_PV and DIO_PW bits as described in the Digital I/O section can be programmed to route WPULSE and VARPULSE to the output pins DIO6 and DIO7 respectively. DIO6 and DIO7 can be configured to generate interrupts (useful for pulse counting by the MPU - see On-Chip Resources (DIO Section).
Page: 12 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Real-Time Monitor
The CE contains a Real Time Monitor (RTM), which can be programmed to monitor four selectable CE RAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass (see the Test Ports Section for details)
CE Functional Overview
The ADC processes one sample per channel per multiplexer cycle. Figure 4 shows the timing of the samples taken during one multiplexer cycle. The number of samples processed during one accumulation cycle is controlled by the I/O RAM registers PRE_SAMPS (0x2001[7:6]) and SUM_CYCLES (0x2001[5:0]). The integration time for each energy output is PRE_SAMPS * SUM_CYCLES / 2520.6, where 2520.6 is the sample rate [Hz] (for MUX_DIV = 1) For example, PRE_SAMPS = 42 and SUM_CYCLES = 50 will establish 2100 samples per accumulation cycle. PRE_SAMPS = 100 and SUM_CYCLES = 21 will result in the exact same accumulation cycle of 2100 samples or 833ms. After an accumulation cycle is completed, the XFER_BUSY interrupt signals to the MPU that accumulated data are available.
1/32768Hz = 30.518s IB
IA VA 13/32768Hz = 397s per mux cycle
Figure 4: Samples in Multiplexer Cycle The end of each multiplexer cycle is signaled to the MPU by the CE_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU.
833ms
20ms XFER_BUSY Interrupt to MPU
Figure 5: Accumulation Interval
Page: 13 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Figure 5 shows the accumulation interval resulting from MUX_DIV = 1, PRE_SAMPS = 42 and SUM_CYCLES = 50, consisting of 2100 samples of 397s each, followed by the XFER_BUSY interrupt. The sampling in this example is applied to a 50Hz signal. There is no correlation between the line signal frequency and the choice of PRE_SAMPS or SUM_CYCLES (even though when SUM_CYCLES = 42 one set of SUM_CYCLES happens to sample a period of 16.6ms). Furthermore, sampling does not have to start when the line voltage crosses the zero line.
Page: 14 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
80515 MPU Core 80515 Overview
The 71M6511/6511H includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle. Using a 5MHz clock results in a processing throughput of 5 MIPS. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to an 8x performance (in average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock frequency. Actual processor clocking speed can be adjusted to the total processing demand of the application (metering calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O RAM register MPU_DIV[2:0]. Typical measurement and metering functions based on the results provided by the internal 32-bit compute engine (CE) are available for the MPU as part of TERIDIAN's standard library. A standard ANSI "C" 80515-application programming interface library is available to help reduce design cycle.
Memory Organization
The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces. Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: Program memory (Flash), external data memory (XRAM), physically consisting of XRAM, CE DRAM, CE PRAM and I/O RAM, and internal data memory (Internal RAM). Figure 6 shows the memory map (see also Table 55). Internal and External Data Memory: Both internal and external data memory are physically located on the 71M6511 IC. External data memory is only external to the 80515 MPU core.
0xFFFF
Flash memory
0x0000 Program memory
0xFFFF --0x4000 0x3FFF CE PRAM 0x3000 0x2FFF --0x2100 0x20FF I/O RAM 0x2000 0x1FFF --0x1400 0x13FF CE DRAM 0x1000 0x0FFF --0x0800 0x07FF XRAM 0x0000 External data memory Figure 6: Memory Map
0xFF SFRs, RAM, reg. banks 0x00 Internal data memory
Program Memory: The 80515 can address up to 64KB of program memory space from 0x0000 to 0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation. After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.
Page: 15 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 External Data Memory: While the 80515 can address up to 64KB of external data memory in the space from 0x0000 to 0xFFFF, only the memory ranges shown in Figure 6 contain physical memory. The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction (SFR USR2 provides the upper 8 bytes for the MOVX A,@Ri instruction). Clock Stretching: MOVX instructions can access fast or slow external RAM and external peripherals. The three low ordered bits of the CKCON register define the stretch memory cycles. Setting all the CKCON stretch bits to one allows access to very slow external RAM or external peripherals. Table 5 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the CKCON register, which is in bold in the table, performs the MOVX instructions with a stretch value equal to 1. CKCON register CKCON.2 0 0 0 0 1 1 1 1 CKCON.1 0 0 1 1 0 0 1 1 CKCON.0 0 1 0 1 0 1 0 1 0 1 2 3 4 5 6 7 Stretch Value Read signals width memaddr 1 2 3 4 5 6 7 8 memrd 1 2 3 4 5 6 7 8 Write signal width memaddr 2 3 4 5 6 7 8 9 memwr 1 1 2 3 4 5 6 7
Table 5: Stretch Memory Cycle Width There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM. In the first type (MOVX A,@Ri), the contents of R0 or R1, in the current register bank, provide the eight lower-ordered bits of address. The eight high-ordered bits of address are specified with the USR2 SFR. This method allows the user paged access (256 pages of 256 bytes each) to the full 64KB of external data RAM. In the second type of MOVX instruction (MOVX A,@DPTR), the data pointer generates a sixteen-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64 Kbytes), since no additional instructions are needed to set up the eight high ordered bits of address. It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access to the entire 64KB of external memory range. Dual Data Pointer: The Dual Data Pointer accelerates the block moves of data. The standard DPTR is a 16-bit register that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit chooses the active pointer. The data pointer select bit is located at the LSB of the DPS register (DPS.0). DPTR is selected when DPS.0 = 0 and DPTR1 is selected when DPS.0 = 1. The user switches between pointers by toggling the LSB of the DPS register. All DPTR-related instructions use the currently selected DPTR for any activity. The second data pointer may not be supported by certain compilers.
Page: 16 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Internal Data Memory: The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide and can be accessed by either direct or indirect addressing. The Special Function Registers occupy the upper 128 bytes. This SFR area is available only by direct addressing. Indirect addressing accesses the upper 128 bytes of Internal RAM. The lower 128 bytes contain working registers and bit-addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (PSW) select which bank is in use. The next 16 bytes form a block of bit-addressable memory space at bit addressees 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing. Table 6 shows the internal data memory map. Address 0xFF 0x80 0x7F 0x30 0x2F 0x20 0x1F 0x00 Direct addressing Special Function Registers (SFRs) Byte-addressable area Bit-addressable area Register banks R0...R7 Table 6: Internal Data Memory Map Indirect addressing RAM
Special Function Registers (SFRs)
A map of the Special Function Registers is shown in Table 7. Hex\Bin F8 F0 E8 E0 D8 D0 C8 C0 B8 B0 A8 A0 98 90 88 80 Bit-addressable X000 INTBITS B WDI A WDCON PSW IRCON IEN1 IEN0 P2 S0CON P1 TCON P0 X001 X010 Byte-addressable X011 X100 X101 X110 X111 FF F7 EF E7 DF D7 CF C7 BF B7 AF A7 9F 97 8F 87 Bin/Hex
IP1 IP0 DIR2 S0BUF DIR1 TMOD SP
S0RELH FLSHCTL S0RELL DIR0 IEN2 DPS TL0 DPL
S1RELH
USR2 PGADR
S1CON TL1 DPH
S1BUF ERASE TH0 DPL1
S1RELL TH1 DPH1
EEDATA CKCON WDTREL
EECTRL
PCON
Table 7: Special Function Registers Locations Only a few addresses are occupied, the others are not implemented. SFRs specific to the 651X are shown in bold print. Any read access to unimplemented addresses will return undefined data, while any write access will have no effect. The registers at 0x80, 0x88, 0x90, etc., are bit-addressable, all others are byte-addressable.
Page: 17 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Special Function Registers (Generic 80515 SFRs)
Table 8 shows the location of the SFRs and the value they assume at reset or power-up. Name P0 SP DPL DPH DPL1 DPH1 WDTREL PCON TCON TMOD TL0 TL1 TH0 TH1 CKCON P1 DPS S0CON S0BUF IEN2 S1CON S1BUF S1RELL P2 IEN0 IP0 S0RELL P3 IEN1 IP1 S0RELH S1RELH USR2 IRCON PSW WDCON A B Location 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8A 0x8B 0x8C 0x8D 0x8E 0x90 0x92 0x98 0x99 0x9A 0x9B 0x9C 0x9D 0xA0 0xA8 0xA9 0xAA 0xB0 0xB8 0xB9 0xBA 0xBB 0xBF 0xC0 0xD0 0xD8 0xE0 0xF0 Reset value 0xFF 0x07 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0xFF 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xD9 0xFF 0x00 0x00 0x03 0x03 0x00 0x00 0x00 0x00 0x00 0x00 Description Port 0 Stack Pointer Data Pointer Low 0 Data Pointer High 0 Data Pointer Low 1 Data Pointer High 1 Watchdog Timer Reload register UART Speed Control Timer/Counter Control Timer Mode Control Timer 0, low byte Timer 1, high byte Timer 0, low byte Timer 1, high byte Clock Control (Stretch=1) Port 1 Data Pointer select Register Serial Port 0, Control Register Serial Port 0, Data Buffer Interrupt Enable Register 2 Serial Port 1, Control Register Serial Port 1, Data Buffer Serial Port 1, Reload Register, low byte Port 2 Interrupt Enable Register 0 Interrupt Priority Register 0 Serial Port 0, Reload Register, low byte Port 3 Interrupt Enable Register 1 Interrupt Priority Register 1 Serial Port 0, Reload Register, high byte Serial Port 1, Reload Register, high byte User 2 Port, high address byte for MOVX@Ri Interrupt Request Control Register Program Status Word Baud Rate Control Register (only WDCON.7 bit used) Accumulator B Register Table 8: Special Function Registers Reset Values
Page: 18 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Accumulator (ACC, A): ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as "A", not ACC. B Register: The B register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data. Program Status Word (PSW): MSB CV AC F0 RS1 RS OV P LSB
Table 9: PSW Register Flags
Bit PSW.7 PSW.6 PSW.5 PSW.4
Symbol CV AC F0 RS1
Function Carry flag Auxiliary Carry flag for BCD operations General purpose Flag 0 available for user. Not to be confused with the F0 flag in the CE STATUS register. Register bank select control bits. The contents of RS1 and RS0 select the working register bank: RS1/RS0 Bank selected Location 00 01 10 11 Bank 0 Bank 1 Bank 2 Bank 3 (0x00 - 0x07) (0x08 - 0x0F) (0x10 - 0x17) (0x18 - 0x1F)
PSW.3
RS0
PSW.2 PSW.1 PSW.0
OV P
Overflow flag User defined flag Parity flag, affected by hardware to indicate odd / even number of "one" bits in the Accumulator, i.e. even parity. Table 10: PSW bit functions
Stack Pointer (SP): The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08. Data Pointer: The data pointer (DPTR) is 2 bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as a 2-byte register (MOV DPTR,#data16) or as two registers (e.g. MOV DPL,#data8). It is generally used to access external code or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively). Program Counter: The program counter (PC) is 2 bytes wide initialized to 0x0000 after reset. This register is incremented during the fetching operation code or when operating on data from program memory.
Page: 19 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Port Registers: The I/O ports are controlled by Special Function Registers P0, P1, and P2. The contents of the SFR can be observed on corresponding pins on the chip. Writing a `1' to any of the ports (see Table 11) causes the corresponding pin to be at high level (V3P3), and writing a `0' causes the corresponding pin to be held at low level (GND). The data direction registers DIR0, DIR1, and DIR2 define individual pins as input or output pins (see section On-Chip Resources - DIO Ports for details). Register P0 DIR0 P1 DIR1 P2 DIR2 SFR Address 0x80 0xA2 0x90 0x91 0xA0 0xA1 R/W R/W R/W R/W R/W R/W R/W Description Register for port 0 read and write operations (pins DIO4...DIO7) Data direction register for port 0. Setting a bit to 1 means that the corresponding pin is an output. Register for port 1 read and write operations (pins DIO8...DIO14) Data direction register for port 1. Register for port 2 read and write operations (pins DIO17) Data direction register for port 2. Table 11: Port Registers All four ports on the chip are bi-directional. Each of them consists of a Latch (SFR `P0' to `P3'), an output driver, and an input buffer, therefore the MPU can output or read data through any of these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the MPU, for example when counting pulses issued via DIO pins that are under CE control.
Special Function Registers Specific to the 71M6511
Table 12 shows the location and description of the 71M6511-specific SFRs. Register ERASE Alternative Name FLSH_ERASE SFR Address 0x94 R/W W Description This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for FLSH_ERASE in order to initiate the appropriate Erase cycle (default = 0x00). 0x55 - Initiate Flash Page Erase cycle. Must be proceeded by a write to FLSH_PGADR @ SFR 0xB7. 0xAA - Initiate Flash Mass Erase cycle. Must be proceeded by a write to FLSH_MEEN @ SFR 0xB2 and the debug port must be enabled. Any other pattern written to FLSH_ERASE will have no effect. PGADDR FLSH_PGADR 0xB7 R/W Flash Page Erase Address register containing the flash memory page address (page 0 thru 127) that will be erased during the Page Erase cycle (default = 0x00). Must be re-written for each new Page Erase cycle. I2C EEPROM interface data register I2C EEPROM interface control register. If the MPU wishes to write a byte of data to EEPROM, it places the data in EEDATA and then writes the `Transmit' code to EECTRL. The write to EECTRL initiates the transmit sequence. See the section I2C Interface (EEPROM) for a description of the command and status bits available for EECTRL.
EEDATA EECTRL
0x9E 0x9F
R/W R/W
Page: 20 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 FLSHCRL 0xB2 R/W Bit 0 (FLSH_PWE): Program Write Enable: 0 - MOVX commands refer to XRAM Space, normal operation (default). 1 - MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR. This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled. Bit 1 (FLSH_MEEN): Mass Erase Enable: 0 - Mass Erase disabled (default). 1 - Mass Erase enabled. Must be re-written for each new Mass Erase cycle. Bit 6 (SECURE): Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored. Bit 7 (PREBOOT): Indicates that the preboot sequence is active. Only byte operations on the whole WDI register should be used when writing. The byte must have all bits set except the bits that are to be cleared. The multi-purpose register WDI contains the following bits: Bit 0 (IE_XFER): XFER Interrupt Flag: This flag monitors the XFER_BUSY interrupt. It is set by hardware and must be cleared by the interrupt handler Bit 1 (IE_RTC): RTC Interrupt Flag: This flag monitors the RTC_1SEC interrupt. It is set by hardware and must be cleared by the interrupt handler Bit 7 (WD_RST): WD Timer Reset: The WDT is reset when a 1 is written to this bit. Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use
W
R/W
R WDI 0xE8 R/W R/W
W
INTBITS
INT0...INT6
0xF8
R
Table 12: Special Function Registers
Instruction Set
All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set and of the associated op-codes is contained in the 651X Software User's Guide (SUG).
UART
The 71M6511 includes a UART (UART0) that can be programmed to communicate with a variety of AMR modules. A second UART (UART1) is connected to the optical port, as described in the optical port description. The UART is a dedicated 2-wire serial interface, which can communicate with an external host processor at up to 38,400 bits/s ((with MPU clock = 1.2288MHz). The operation of each pin is as follows: RX: Serial input data are applied at this pin. Conforming to RS-232 standard, the bytes are input LSB first. The voltage applied at RX must not exceed 3.6V. TX: This pin is used to output the serial data. The bytes are output LSB first.
Page: 21 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 The 71M6511 has several UART-related registers, which can be read and written. All UART transfers are programmable for parity enable, parity, 2 stop bits/1 stop bit and XON/XOFF options for variable communication baud rates from 300 to 38400 bps. Table 13 shows how the baud rates are calculated. Table 14 shows the selectable UART operation modes.
Using Timer 1 Serial Interface 0 Serial Interface 1 2
smod
Using Internal Baud Rate Generator 2smod * fCKMPU/(64 * (210-S0REL)) fCKMPU/(32 * (210-S1REL))
* fCKMPU/ (384 * (256-TH1)) N/A
Note: S0REL and S1REL are 10-bit values derived by combining bits from the respective timer reload registers. SMOD is the SMOD bit in the SFR PCON. TH1 is the high byte of timer 1. Table 13: Baud Rate Generation
UART 0 Mode 0 Mode 1 Mode 2 Mode 3 N/A Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator or timer 1) Start bit, 8 data bits, parity, stop bit, fixed baud rate 1/32 or 1/64 of fCKMPU Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator or timer 1) Table 14: UART Modes
UART 1 Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator) Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator) N/A N/A
Parity of serial data is available through the P flag of the accumulator. Seven-bit serial modes with parity, such as those used by the FLAG protocol, can be simulated by setting and reading bit 7 of 8-bit output data. Seven-bit serial modes without parity can be simulated by setting bit 7 to a constant 1. 8-bit serial modes with parity can be simulated by setting and reading the 9th bit, using the control bits TB80 (S0CON.3) and TB81 (S1CON.3) in the S0COn and S1CON SFRs for transmit and RB81 (S1CON.2) for receive operations. SM20 (S0CON.5) and SM21 (S1CON.5) can be used as handshake signals for inter-processor communication in multi-processor systems. Serial Interface 0 Control Register (S0CON). The function of the UART0 depends on the setting of the Serial Port Control Register S0CON. MSB SM0 SM1 SM20 REN0 TB80 RB80 TI0 LSB RI0
Table 15: The S0CON Register
Page: 22 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Serial Interface 1 Control Register (S1CON). The function of the serial port depends on the setting of the Serial Port Control Register S1CON. MSB SM SM21 REN1 TB81 RB81 TI1 LSB RI1
Table 16: The S1CON register
Bit S0CON.7
Symbol SM0
Function These two bits set the UART0 mode: Mode Description SM0 0 N/A 0 1 2 3 8-bit UART 9-bit UART 9-bit UART 0 1 1 SM1 0 1 0 1
S0CON.6
SM1
S0CON.5 S0CON.4 S0CON.3
SM20 REN0 TB80
Enables the inter-processor communication feature. If set, enables serial reception. Cleared by software to disable reception. The 9th transmitted data bit in Modes 2 and 3. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.) In Modes 2 and 3 it is the 9th data bit received. In Mode 1, if SM20 is 0, RB80 is the stop bit. In Mode 0 this bit is not used. Must be cleared by software Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software. Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software Table 17: The S0CON Bit Functions
S0CON.2
RB80
S0CON.1 S0CON.0
TI0 RI0
Note: The speed in Mode 2 depends on the SMOD bit in the SFR PCON. See the PCON register description.
Page: 23 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Bit S1CON.7 Symbol SM Function Sets the baud rate for UART1 SM 0 1 S1CON.5 S1CON.4 S1CON.3 SM21 REN1 TB81 Mode A B Description 9-bit UART 8-bit UART Baud Rate variable variable
Enables the inter-processor communication feature. If set, enables serial reception. Cleared by software to disable reception. The 9th transmitted data bit in Mode A. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.) In Modes 2 and 3, it is the 9th data bit received. In Mode B, if sm21 is 0, rb81 is the stop bit. Must be cleared by software Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software. Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software Table 18: The S1CON Bit Functions
S1CON.2 S1CON.1 S1CON.0
RB81 TI1 RI1
Timers and Counters
The 80515 has two 16-bit timer/counter registers: Timer 0 and Timer 1. These registers can be configured for counter or timer operations. In timer mode, the register is incremented every machine cycle meaning that it counts up after every 12 periods of the MPU clock signal. In counter mode, the register is incremented when the falling edge is observed at the corresponding input signal T0 or T1 (T0 and T1 are the timer gating inputs derived from certain DIO pins, see the DIO Ports chapter). Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle. Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function Registers (TMOD and TCON) are used to select the appropriate mode. Timer/Counter Mode Control register (TMOD): MSB GATE C/T M1 Timer 1 M0 GATE C/T M1 Timer 0 LSB M0
Table 19: The TMOD Register Bits TR1 (TCON.6) and TR0 (TCON.4) in the TCON register (see Table 22 and Table 23) start their associated timers when set.
Page: 24 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Bit TMOD.7 TMOD.3 TMOD.6 TMOD.2 TMOD.5 TMOD.1 TMOD.4 TMOD.0 Symbol Gate Function If set, enables external gate control (pin int0 or int1 for Counter 0 or 1, respectively). When int0 or int1 is high, and TRX bit is set (see TCON register), a counter is incremented every falling edge on t0 or t1 input pin Selects Timer or Counter operation. When set to 1, a Counter operation is performed. When cleared to 0, the corresponding register will function as a Timer. Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in TMOD description. Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in TMOD description. Table 20: TMOD Register Bit Description
C/T M1 M0
M1 0
M0 0
Mode Mode 0
Function 13-bit Counter/Timer with 5 lower bits in the TL0 or TL1 register and the remaining 8 bits in the TH0 or TH1 register (for Timer 0 and Timer 1, respectively). The 3 high order bits of TL0 and TL1 are held at zero. 16-bit Counter/Timer. 8-bit auto-reload Counter/Timer. The reload value is kept in TH0 or TH1, while TL0 or TL1 is incremented every machine cycle. When TL(x) overflows, a value from TH(x) is copied to TL(x). If Timer 1 M1 and M0 bits are set to '1', Timer 1 stops. If Timer 0 M1 and M0 bits are set to '1', Timer 0 acts as two independent 8-bit Timer/Counters. Table 21: Timers/Counters Mode Description
0 1
1 0
Mode 1 Mode2
1
1
Mode3
Note:
TL0 is affected by TR0 and gate control bits, and sets TF0 flag on overflow. TH0 is affected by TR1 bit, and sets TF1 flag on overflow.
Timer/Counter Control Register (TCON) MSB TF1 TR1 TF0 TR0 IE1 IT1 IE0 LSB IT0
Table 22: The TCON Register
Page: 25 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Bit TCON.7 TCON.6 TCON.5 TCON.4 TCON.3 TCON.2 TCON.1 TCON.0 Symbol TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 Function The Timer 1 overflow flag is set by hardware when Timer 1 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed. Timer 1 Run control bit. If cleared, Timer 1 stops. Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can be cleared by software and is automatically cleared when an interrupt is processed. Timer 0 Run control bit. If cleared, Timer 0 stops. Interrupt 1 edge flag is set by hardware when the falling edge on external pin int1 is observed. Cleared when an interrupt is processed. Interrupt 1 type control bit. Selects either the falling edge or low level on input pin to cause an interrupt. Interrupt 0 edge flag is set by hardware when the falling edge on external pin int0 is observed. Cleared when an interrupt is processed. Interrupt 0 type control bit. Selects either the falling edge or low level on input pin to cause interrupt. Table 23: The TCON Register Bit Functions Table 24 specifies the combinations of operation modes allowed for timer 0 and timer 1: Timer 1 Mode 0 Timer 0 - mode 0 Timer 0 - mode 1 Timer 0 - mode 2 YES YES Not allowed Mode 1 YES YES Not allowed Mode 2 YES YES YES
Table 24: Timer Modes Timer/Counter Mode Control register (PCON): MSB SMOD Table 25: The PCON Register The SMOD bit in the PCON register doubles the baud rate when set. LSB
WD Timer (Software Watchdog Timer)
The software watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles. After a reset, the watchdog timer is disabled and all registers are set to zero. The watchdog consists of a 16-bit counter (WDT), a reload register (WDTREL), prescalers (by 2 and by 16), and control logic. Once the watchdog is started, it cannot be stopped unless the internal reset signal becomes active. Note: It is recommended to use the hardware watchdog timer instead of the software watchdog timer. WD Timer Start Procedure: The WDT is started by setting the SWDT flag. When the WDT register enters the state 0x7CFF, an asynchronous WDTS signal will become active. The signal WDTS sets bit 6 in the IP0 register and requests a reset state. WDTS is cleared either by the reset signal or by changing the state of the WDT timer.
Page: 26 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Refreshing the WD Timer: The watchdog timer must be refreshed regularly to prevent the reset request signal from becoming active. This requirement imposes an obligation on the programmer to issue two instructions. The first instruction sets WDT and the second instruction sets SWDT. The maximum delay allowed between setting WDT and SWDT is 12 clock cycles. If this period has expired and SWDT has not been set, WDT is automatically reset, otherwise the watchdog timer is reloaded with the content of the WDTREL register and WDT is automatically reset. Since the WDT requires exact timing, firmware needs to be designed with special care in order to avoid unwanted WDT resets. TERIDIAN strongly discourages the use of the software WDT. Special Function Registers for the WD Timer Interrupt Enable 0 Register (IEN0): MSB EAL WDT ET2 ES0 ET1 EX1 ET0 LSB EX0
Table 26: The IEN0 Register (see also Table 34)
Bit IEN0.6
Symbol WDT
Function Watchdog timer refresh flag. Set to initiate a refresh of the watchdog timer. Must be set directly before SWDT is set to prevent an unintentional refresh of the watchdog timer. WDT is reset by hardware 12 clock cycles after it has been set. Table 27: The IEN0 Bit Functions (see also Table 34)
Note: The remaining bits in the IEN0 register are not used for watchdog control Interrupt Enable 1 Register (IEN1): MSB EXEN2 SWDT EX6 EX5 EX4 EX3 EX2 LSB
Table 28: The IEN1 Register (see also Tables 35/36)
Bit IEN1.6
Symbol SWDT
Function Watchdog timer start/refresh flag. Set to activate/refresh the watchdog timer. When directly set after setting WDT, a watchdog timer refresh is performed. Bit SWDT is reset by the hardware 12 clock cycles after it has been set. Table 29: The IEN1 Bit Functions (see also Tables 35/36)
Note: The remaining bits in the IEN1 register are not used for watchdog control
Page: 27 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Interrupt Priority 0 Register (IP0): MSB -WDTS IP0.5 IP0.4 IP0.3 IP0.2 IP0.1 LSB IP0.0
Table 30: The IP0 Register (see also Table 46)
Bit IP0.6
Symbol WDTS
Function Watchdog timer status flag. Set when the watchdog timer was started. Can be read by software. Table 31: The IP0 bit Functions (see also Table 46)
Note: The remaining bits in the IP0 register are not used for watchdog control Watchdog Timer Reload Register (WDTREL): MSB 7 6 5 4 3 2 1 0 LSB
Table 32: The WDTREL Register
Bit WDTREL.7 WDTREL.6 to WDTREL.0
Symbol 7 6-0
Function Prescaler select bit. When set, the watchdog is clocked through an additional divide-by-16 prescaler Seven bit reload value for the high-byte of the watchdog timer. This value is loaded to the WDT when a refresh is triggered by a consecutive setting of bits WDT and SWDT. Table 33: The WDTREL Bit Functions
The WDTREL register can be loaded and read at any time.
Page: 28 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Interrupts
The 80515 provides 11 interrupt sources with four priority levels. Each source has its own request flag(s) located in a special function register (TCON, IRCON, and SCON). Each interrupt requested by the corresponding flag can be individually enabled or disabled by the enable bits in SFRs IEN0, IEN1, and IEN2. External interrupts are the interrupts external to the 80515 core, i.e. signals that originate in other parts of the 71M6511/6511H, for example the CE, DIO, RTC EEPROM interface, comparators. Interrupt Overview: When an interrupt occurs, the MPU will vector to the predetermined address as shown in Table 51. Once interrupt service has begun, it can be interrupted only by a higher priority interrupt. The interrupt service is terminated by a return from instruction, "RETI". When a RETI instruction is performed, the processor will return to the instruction that would have been next when the interrupt occurred. When the interrupt condition occurs, the processor will also indicate this by setting a flag bit. This bit is set regardless of whether the interrupt is enabled or disabled. Each interrupt flag is sampled once per machine cycle, then samples are polled by the hardware. If the sample indicates a pending interrupt when the interrupt is enabled, then the interrupt request flag is set. On the next instruction cycle, the interrupt will be acknowledged by hardware forcing an LCALL to the appropriate vector address, if the following conditions are met: * * * No interrupt of equal or higher priority is already in progress. An instruction is currently being executed and is not completed. The instruction in progress is not RETI or any write access to the registers IEN0, IEN1, IEN2, IP0 or IP1.
Interrupt response will require a varying amount of time depending on the state of the MPU when the interrupt occurs. If the MPU is performing an interrupt service with equal or greater priority, the new interrupt will not be invoked. In other cases, the response time depends on the current instruction. The fastest possible response to an interrupt is 7 machine cycles. This includes one machine cycle for detecting the interrupt and six cycles to perform the LCALL. Special Function Registers for Interrupts: Interrupt Enable 0 register (IE0) MSB EAL WDT ES0 ET1 EX1 ET0 LSB EX0
Table 34: The IEN0 Register
Bit IEN0.7 IEN0.6 IEN0.5 IEN0.4 IEN0.3 IEN0.2 IEN0.1 IEN0.0
Symbol EAL WDT ES0 ET1 EX1 ET0 EX0
Function EAL=0 - disable all interrupts Not used for interrupt control ES0=0 - disable serial channel 0 interrupt ET1=0 - disable timer 1 overflow interrupt EX1=0 - disable external interrupt 1 ET0=0 - disable timer 0 overflow interrupt EX0=0 - disable external interrupt 0 Table 35: The IEN0 Bit Functions
Page: 29 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Interrupt Enable 1 Register (IEN1) MSB SWDT EX6 EX5 EX4 EX3 EX2 LSB
Table 36: The IEN1 Register
Bit IEN1.7 IEN1.6 IEN1.5 IEN1.4 IEN1.3 IEN1.2 IEN1.1 IEN1.0
Symbol SWDT EX6 EX5 EX4 EX3 EX2 -
Function
Not used for interrupt control EX6=0 - disable external interrupt 6 EX5=0 - disable external interrupt 5 EX4=0 - disable external interrupt 4 EX3=0 - disable external interrupt 3 EX2=0 - disable external interrupt 2
Table 37: The IEN1 Bit Functions Interrupt Enable 2 register (IE2) MSB LSB ES1
Table 38: The IEN2 Register
Bit IEN2.0
Symbol ES1
Function ES1=0 - disable serial channel 1 interrupt Table 39: The IEN2 Bit Functions
Page: 30 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Timer/Counter Control register (TCON) MSB TF1 TR1 TF0 TR0 IE1 IT1 IE0 LSB IT0
Table 40: The TCON Register Bit TCON.7 TCON.6 TCON.5 TCON.4 TCON.3 TCON.2 TCON.1 TCON.0 Symbol TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 Function Timer 1 overflow flag Not used for interrupt control Timer 0 overflow flag Not used for interrupt control External interrupt 1 flag External interrupt 1 type control bit External interrupt 0 flag External interrupt 0 type control bit Table 41: The TCON Bit Functions Interrupt Request register (IRCON) MSB EX6 IEX5 IEX4 IEX3 IEX2 LSB
Table 42: The IRCON Register Bit IRCON.7 IRCON.6 IRCON.5 IRCON.4 IRCON.3 IRCON.2 IRCON.1 IRCON.0 Symbol IEX6 IEX5 IEX4 IEX3 IEX2 Table 43: The IRCON Bit Functions Note: Only TF0 and TF1 (timer 0 and timer 1 overflow flag) will be automatically cleared by hardware when the service routine is called (Signals T0ACK and T1ACK - port ISR - active high when the service routine is called). External interrupt 6 edge flag External interrupt 5 edge flag External interrupt 4 edge flag External interrupt 3 edge flag External interrupt 2 edge flag Function
External Interrupts
The external interrupts are connected as shown in Table 44. The polarity of interrupts 2 and 3 is programmable in the MPU. Interrupts 2 and 3 should be programmed for falling sensitivity. The generic 8051 MPU literature states that interrupts 4 through 6 are defined as rising edge sensitive. Thus, the hardware signals attached to interrupts 5 and 6 are inverted to achieve the edge polarity shown in Table 44. SFR (special function register) enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5).
Page: 31 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 XFER_BUSY and RTC_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits (see Table 45), and these interrupts must be cleared by the MPU software.
External Interrupt 0 1 2 3 4 5 6
Connection Digital I/O High Priority Digital I/O Low Priority Comparator 2 or 3 CE_BUSY Comparator 2 or 3 EEPROM busy XFER_BUSY OR RTC_1SEC
Polarity see DIO_Rx see DIO_Rx falling falling rising falling falling
Flag Reset automatic automatic automatic automatic automatic automatic manual
Table 44: External MPU Interrupts Interrupt 6 is edge-sensitive. The RTC_1SEC interrupt from the RTC and the XFER_BUSY interrupt from the CE are combined using a logic OR function and the result is routed into interrupt 6. Therefore, both flags must be cleared at least once during initialization, and both flags must always be cleared before exiting the interrupt service routine (ISR) for interrupt 6. Note 1: If clearing of both flags is not performed, then no edge can occur to trigger interrupt 6 later resulting in the ISR for the XFER_BUSY ceasing to run. Note 2: Clearing both flags reliably requires some care. Either flag can be set by hardware while interrupt 6 code is running on behalf of the other interrupt. In this situation, the unprocessed interrupt can create a lockout condition similar to the one in note 1. To prevent this lockout one must always process both interrupt flags in the same service routine. Note 3: After a reset from an in-circuit emulator, the IE_XFER flag may not be cleared because the CE may continue to run. The flags for the RTC_1SEC and the XFER_BUSY interrupts are located in the WDI SFR (address 0xE8).
Enable Bit EX0 EX1 EX2 EX3 EX4 EX5 EX6 EX_XFER EX_RTC
Description Enable external interrupt 0 Enable external interrupt 1 Enable external interrupt 2 Enable external interrupt 3 Enable external interrupt 4 Enable external interrupt 5 Enable external interrupt 6 Enable XFER_BUSY interrupt Enable RTC_1SEC interrupt
Flag Bit IE0 IE1 IEX2 IEX3 IEX4 IEX5 IEX6 IE_XFER IE_RTC
Description External interrupt 0 flag External interrupt 1 flag External interrupt 2 flag External interrupt 3 flag External interrupt 4 flag External interrupt 5 flag External interrupt 6 flag XFER_BUSY interrupt flag RTC_1SEC interrupt flag
Table 45: Control Bits for External Interrupts
Page: 32 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Interrupt Priority Level Structure
All interrupt sources are combined in groups, as shown in Table 46: Group 0 1 2 3 4 5 External interrupt 0 Timer 0 interrupt External interrupt 1 Timer 1 interrupt Serial channel 0 interrupt Serial channel 1 interrupt Table 46: Priority Level Groups Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IP0 and one in IP1. If requests of the same priority level are received simultaneously, an internal polling sequence as per Table 50 determines which request is serviced first. IEN enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER_BUSY and RTC_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits (see Table 45), and these interrupts must be cleared by the MPU software. An overview of the interrupt structure is given in Figure 7. Interrupt Priority 0 Register (IP0) MSB -WDTS IP0.5 IP0.4 IP0.3 IP0.2 IP0.1 LSB IP0.0 External interrupt 2 External interrupt 3 External interrupt 4 External interrupt 5 External interrupt 6
Table 47: The IP0 Register: Note: WDTS is not used for interrupt controls Interrupt Priority 1 Register (IP1) MSB IP1.5 IP1.4 IP1.3 IP1.2 IP1.1 LSB IP1.0
Table 48: The IP1 Register:
IP1.x 0 0 1 1
IP0.x 0 1 0 1
Priority Level Level0 (lowest) Level1 Level2 Level3 (highest)
Table 49: Priority Levels
Page: 33 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 External interrupt 0 Serial channel 1 interrupt Timer 0 interrupt External interrupt 1 External interrupt 3 Timer 1 interrupt External interrupt 4 Serial channel 0 interrupt External interrupt 5 External interrupt 6 Table 50: Interrupt Polling Sequence Polling sequence Interrupt Vector Address 0x0003 0x000B 0x0013 0x001B 0x0023 0x0083 0x004B 0x0053 0x005B 0x0063 0x006B External interrupt 2
Interrupt Sources and Vectors
Table 51 shows the interrupts with their associated flags and vector addresses. Interrupt Request Flag IE0 TF0 IE1 TF1 RI0/TI0 RI1/TI1 IEX2 IEX3 IEX4 IEX5 IEX6 Description External interrupt 0 Timer 0 interrupt External interrupt 1 Timer 1 interrupt Serial channel 0 interrupt Serial channel 1 interrupt External interrupt 2 External interrupt 3 External interrupt 4 External interrupt 5 External interrupt 6 Table 51: Interrupt Vectors
Page: 34 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
I nt er rup t Enable
Source
External I nt er rup t Flags
Internal I n t err up t Flags
Lo gi c and Polarity Selec tion
I nt e rru pt Control R eg i s t e r
IEN0.7
IEN0.0
Priority A s s i g nm e nt
DIO
IE0 IP1.0/ IP0.0
Polling Sequen ce
UART1 (optical)
RI1 >=1 TI1
IEN2.0
IEN0.1 Timer 0 Comparators DIO TF0 I2FR INT2 IRCON.1 IEN0.2 IE1 I3FR CE_BUSY INT3 IRCON.2 IEN0.3 Timer 1 TF1 IEN1.3 Comparators INT4 RI0 UART0 TI0 IEN1.4 EEPROM/ I2C INT5 IRCON.4 IEN1.5 INT6
XFER_BUSY
IEN1.1
IP1.1/ IP0.1
I nt er rup t Vector
IEN1.2
IP1.2/ IP0.2
IP1.3/ IP0.3
IRCON.3 IEN0.4 >=1 IP1.4/ IP0.4
IRCON.5
IP1.5/ IP0.5
RTC_1S
>=1
Figure 7: Interrupt Structure
Page: 35 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
On-Chip Resources DIO Ports
The 71M6511/6511H includes up to 12 pins of general purpose digital I/O. These pins are dual function and can alternatively be used as LCD drivers. Figure 8 shows a block diagram of the DIO section. On reset or power-up, all DIO pins are inputs until they are configured for the desired direction. The pins are configured and controlled by the DIO and DIO_DIR registers (SFRs) and by the five bits of the I/O register LCD_NUM (0x2020[4:0]). See the description for LCD_NUM in the I/O RAM Section for a table listing the available segment pins versus DIO pins, depending on the selection for LCD_NUM. Generally, increasing the value for LCD_NUM will configure an increasing number of general purpose pins to be LCD segment pins, starting at the higher pin numbers.
LCD DISPLAY DRIVER
COM0..3
SEG0..SEG2
LCD_NUM LCD_MODE LCD_CLK LCD_EN DIGITAL I/O DIO_EEX PULSEV/W DIO_IN DIO_OUT LCD_NUM DIO_GP
SEG8..SEG19 SEG24/DIO4 ... SEG31/DIO11 SEG34/DIO14 ... SEG37/DIO17 SEG3/SCLK SEG4/SSDATA SEG5/SFR SEG6/SRDY SEG7/ MUX_SYNC
Figure 8: DIO Ports Block Diagram Each pin declared as DIO can be configured independently as an input or output with the bits of the DIO_DIRn registers. Table 52 lists the direction registers and configurability associated with each group of DIO pins. Table 53 shows the configuration for a DIO pin through its associated bit in its DIO_DIR register.
DIO Pin number Data Register bit Direction Register bit Internal Resources Configurable DIO Pin number Data Register bit Direction Register bit Internal Resources Configurable
0 ----16 22 0 0 N
1 ---
2 3 4 5 6 --37 38 39 --4 5 6 DIO0=P0 (SFR 0x80) ---4 5 6 DIO_DIR0 (SFR 0xA2) ---Y Y Y
7 40 7 7 Y 23 -----
8 41 0 0 Y
9 42 1
10 11 12 13 43 44 --2 3 --DIO1=P1 (SFR 0x90) 1 2 3 --DIO_DIR1 (SFR 0x91) Y Y ---
14 20 6 6 N
15 21 7 7 N
Y
17 12 1
18 19 20 21 22 ----------DIO2=P2 (SFR 0xA0) 1 -----DIO_DIR2 (SFR 0xA1) ------
N
Table 52: Data/Direction Registers and Internal Resources for DIO Pin Groups
Page: 36 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 DIO_DIR bit 0 DIO Pin Function input 1 output
Table 53: DIO_DIR Control Bit Values read from and written into the DIO ports use the data registers P0, P1 and P2. A 3-bit configuration word, I/O RAM register, DIO_Rx (0x2009[2:0] through 0x200E[6:4]) can be used for certain pins, when configured as DIO, to individually assign an internal resource such as an interrupt or a timer control (see Table 52 for DIO pins available for this option). This way, DIO pins can be tracked even if they are configured as outputs. This feature is useful for pulse counting. The control resources selectable for the DIO pins are listed in Table 54. If more than one input is connected to the same resource, the resources are combined using a logical OR.
DIO_R Value 0 1 2 3 4 5 6 7
Resource Selected for DIO Pin NONE Reserved T0 (counter0 clock) T1 (counter1 clock) High priority I/O interrupt (INT0 rising) Low priority I/O interrupt (INT1 rising) High priority I/O interrupt (INT0 falling) Low priority I/O interrupt (INT1 falling)
Table 54: Selectable Controls using the DIO_DIR Bits Additionally, if DIO6 and DIO7 are declared outputs, they can be configured as dedicated pulse outputs (WPULSE = DIO6, VARPULSE = DIO7) using the I/O RAM registers DIO_PW (0x2008[2]) and DIO_PV (0x2008[3]). In this case, DIO6 and DIO7 are under CE control. DIO4 and DIO5 can be configured to implement the EEPROM Interface by setting the I/O RAM register DIO_EEX (0x2008[4]).
Physical Memory
Data bus address space is allocated to on-chip memory as shown in Table 55. Address (hex) 0000-FFFF 0000-07FF 1000-13FF 2000-20FF 3000-3FFF Memory Technology Flash Memory Static RAM Static RAM Static RAM Static RAM Memory Type Non-volatile Battery-buffered Volatile Volatile Volatile Typical Usage Program and non-volatile data MPU data CE data Configuration RAM (I/O RAM) CE Program code Wait States (at 5MHz) 0 0 5 0 5 Memory Size (bytes) 64KB 2KB 1KB 256 4KB
Table 55: MPU Data Memory Map
Page: 37 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Flash Memory: The 71M6511 includes 64KB of on-chip flash memory. The flash memory is intended to primarily contain MPU program code. In a typical application, it also contains images of the CE program code, CE coefficients, MPU RAM, and I/O RAM. On power-up, before enabling the CE, the MPU must copy these images to their respective memory locations. The I/O RAM bit register FLASH66Z defines the pulse width for accessing flash memory. To minimize supply current draw, this bit should be set to 1. Flash erasure is initiated by writing a specific data pattern to specific SFR registers in the proper sequence. These special pattern/sequence requirements prevent inadvertent erasure of the flash memory. The mass erase sequence is: 1. 2. Write 1 to the FLSH_MEEN bit (SFR address 0xB2[1]. Write pattern 0xAA to FLSH_ERASE (SFR address 0x94)
Note: The mass erase cycle can only be initiated when the ICE port is enabled. The page erase sequence is: 1. 2. Write the page address to FLSH_PGADR (SFR address 0xB7[7:1] Write pattern 0x55 to FLSH_ERASE (SFR address 0x94)
Writing to flash memory: The MPU may write to the flash memory for non-volatile data storage or when implementing a boot-loader. The I/O RAM register FLSH_PWE (flash program write enable, SFR B2[0]) differentiates 80515 data store instructions (MOVX@DPTR,A) between Flash and XRAM writes. Before setting FLSH_PWE, all interrupts need to be disabled by setting EAL =1. After the write operation, FLSH_PWE must be cleared. The original state of a flash byte is 0xFF (all bits are 1). Overwriting programmed flash cells with a different value usually requires that the cell is erased first. Since cells cannot be erased individually, the page has to be copied to RAM, followed by a page erase. After this, the page can be updated in RAM and then written back to the flash memory. Writing to flash locations will affect the corresponding XRAM cells, i.e. 0x2000 to 0x20FF (I/O RAM), 0x0000 to 0x07FF (MPU RAM), plus CE DRAM and CE PRAM. It is critical to maintain the integrity of the cells 0x2000...0x2007 as a minimum (where important system settings are stored) during the flash-write operation. This can be achieved by excluding the critical addresses from the write operation. MPU RAM: The 71M6511 includes 2KB of static RAM memory on-chip (XRAM), which are backed-up by the battery plus 256bytes of internal RAM in the MPU core. The 2KB of static RAM are used for data storage during normal MPU operations. CE DRAM: The CE DRAM is the data memory of the CE. The MPU can read and write the CE DRAM as the primary means of data communication between the two processors. CE PRAM: The CE PRAM is the program memory of the CE. The CE PRAM has to be loaded with CE code before the CE starts operating. CE PRAM cannot be accessed by the MPU when the CE is running.
Oscillator
The oscillator drives a standard 32.768kHz watch crystal (see Figure 9). Crystals of this type are accurate and do not require a high current oscillator circuit. The oscillator in the TERIDIAN 71M6511 Power Meter IC has been designed specifically to handle watch crystals and is compatible with their high impedance and limited power handling capability. The oscillator power dissipation is very low to maximize the lifetime of any battery backup device attached to the VBAT pin.
Page: 38 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
71M651X XIN crystal
XOUT
Figure 9: Oscillator Circuit The oscillator should be placed as close as possible to the IC, and vias should be avoided. An external resistor across the crystal must not be added.
Real-Time Clock (RTC)
The RTC is driven directly by the crystal oscillator. In the absence of the 3.3V supply, the RTC is powered by the external battery (VBAT pin). The RTC consists of a counter chain and output registers. The counter chain consists of seconds, minutes, hours, day of week, day of month, month, and year. The RTC is capable of processing leap years. Each counter has its own output register. Whenever the MPU reads the seconds register, all other output registers are automatically updated. Since the RTC clock is not coherent to the MPU clock, the MPU must read the seconds register until two consecutive reads are the same (requires either 2 or 3 reads). At this point, all RTC output registers will have the correct time. Regardless of the MPU clock speed, RTC reads require one wait state. The RTC interrupt must be enabled using the I/O RAM register EX_RTC (address 0x2002[1]). RTC time is set by writing to the I/O RAM registers RTC_SEC, RTC_MIN, through RTC_YR. Each byte written to RTC must be delayed at least 3 CK32 cycles from any previous byte written to RTC. Two time correction bits, the I/O RAM registers RTC_DEC_SEC (0x201C[1]) and RTC_INC_SEC (0x201C[0]) are provided to adjust the RTC time. A pulse on one of these bits causes the time to be decremented or incremented by an additional second at the next update of the RTC_SEC register. Thus, if the crystal temperature coefficient is known, the MPU firmware can integrate temperature and correct the RTC time as necessary as discussed in temperature compensation.
LCD Drivers
The 71M6511 contains 15 dedicated LCD segment pins, 5 LCD segment pins that rare shared with the SSI port and/or other functions, and an additional 12 multi-purpose pins (LCD/DIO) that may be configured as LCD segment drivers (see I/O RAM register LCD_NUM). Thus, the 71M6511/6511H is capable of driving between 80 to 128 pixels of LCD display with 25% duty cycle. At seven segments per digit, the LCD can be designed for 11 to 18 digits for display. Since each pixel is addressed individually, the LCD display can be a combination of alphanumeric digits and enunciator symbols. The information to be displayed is written into the lower four bits of I/O RAM registers LCD_SEG0 through LCD_SEG37. Bit 0 corresponds to the segment selected when COM0 pin is active while bit 1 is allocated to COM1. The LCD driver circuitry is grouped into four common outputs (COM0 to COM3) and up to 32 segment outputs (see Table 56).
Page: 39 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Dedicated Segment Pins SEG0 COM0 COM1 COM2 COM3 P0 P1 P2 P3 SEG1 P4 P5 P6 P7 ... ... ... ... ... SEG19 P76 P77 P78 P79 Shared w/ DIO4-DIO11 SEG24 P80 P81 P82 P83 ... ... ... ... ... SEG31 P108 P109 P110 P111 Shared w/ DIO14-DIO17 SEG34 P112 P113 P114 P115 ... ... ... ... ... SEG37 P124 P125 P126 P127
Table 56: Liquid Crystal Display Segment Table (Typical) Note: P0, P1, ... Represent the pixel/segment numbers on the LCD. A charge pump suitable for driving VLCD is included on-chip. This circuit creates 5V from the 3.3V supply. A contrast DAC is provided that permits the LCD full-scale voltage to be adjusted between VLCD and 70% of VLCD. The LCD_NUM register defines the number of dual purpose pins used for LCD segment interface.
LCD Voltage Boost Circuitry
A voltage boost circuit may be used to generate 5V from the 3.3V supply to support low-power 5V devices, such as LCDs. Figure 10 shows a block diagram of the voltage boost circuitry including the voltage regulators for V2P5 and V2P5NV. When activated using the I/O RAM register LCD_BSTEN (0x2020[7]), the boost circuitry provides an AC voltage at the VDRV output pin (see the Applications section for details).
VOLTAGE BOOST LCD_IBST LCD_BSTEN
VDRV
GNDD
V2P5NV V3P3D
GNDD
VOLT REG
V3P3D VBAT GNDD GNDD
V2P5
0.1V
V2P5 VLCD
Figure 10: LCD Voltage Boost Circuitry
UART (UART0) and Optical Port (UART1)
The 71M6511/6511H includes an interface to implement an IR or optical port. The pin OPT_TX is designed to directly drive an external LED for transmitting data on an optical link (low-active). The pin OPT_RX, also low-active, is designed to sense the input from an external photo detector used as the receiver for the optical link. These two pins are connected to a dedicated UART port. OPT_TX can be tristated if it is desired to multiplex another I/O pin to the OPT_TX output. The control bit for the OPT_TX output is the I/O RAM register OPT_TXDIS (0x2008[5]).
Page: 40 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Hardware Reset Mechanisms
Several conditions will cause a hardware reset of the 71M6511/6511H: * * * * * Voltage at the RESETZ pin low Voltage at the E_RST pin low Voltage at the V1 pin below reset threshold (VBIAS) The crystal frequency monitor detected a crystal malfunction Hardware Watchdog timer
Reset Pin (RESETZ)
When the RESETZ pin is pulled low (or when V1 < VBIAS), all digital activity in the chip stops while analog circuits are still active. The oscillator and RTC module continue to run. Additionally, all I/O RAM bits are cleared.
Hardware Watchdog Timer
In addition to the basic software watchdog timer included in the 80515 MPU, an independent, robust, fixed-duration, hardware watchdog timer (WDT) is included in the 71M6511/6511H. This timer will reset the MPU if it is not refreshed periodically, and can be used to recover the MPU in situations where program control is lost. The watchdog timer uses the RTC crystal oscillator as its time base and requires a reset under MPU program control at least every 1.5 seconds. When the WDT overflow occurs, the MPU is momentarily reset as if RESETZ were pulled low for half of a crystal oscillator cycle. Thus, after 4100 cycles of the CK32 (32768Hz clock), the MPU program will be launched from address 00. An I/O RAM register status bit, WD_OVF (0x2002[2]), is set when WDT overflow occurs. This bit is powered by the VBAT pin and can be read by the MPU to determine if the part is initializing after a WDT overflow event or after a power up. After reading this bit, MPU firmware must clear WD_OVF. The WD_OVF bit is also cleared by the RESETZ pin. The watchdog timer also includes an oscillator check. If the crystal oscillator stops or slows down, WD_OVF is set and a system reset will be performed when the crystal oscillator resumes. There is no internal digital state that deactivates the WDT. For debug purposes, however, the WDT can be disabled by tying the V1 pin to V3P3 (see Figure 11 and WD Disable Threshold [V1-V3P3A] in the Comparator Section of the Electrical Specifications). Of course, this also deactivates the power fault detection implemented with V1. Since there is no way in firmware to disable the crystal oscillator or the WDT, it is guaranteed that whatever state the MPU might find itself in, it will be reset to a known state upon watchdog timer overflow. In normal operation, the WDT is reset by periodically writing a one to the WDT_RST bit. The watchdog timer is also reset when WAKE=0 and, during development, when a 0x14 command is received from the ICE port.
Crystal Frequency Monitor
The hardware watchdog timer also includes an oscillator check. If the crystal oscillator stops or slows down, the I/O RAM register WD_OVF is set and a system reset will be performed when the crystal oscillator resumes.
V1 Pin
The comparator at the V1 pin controls the state of the digital circuitry on the chip. When V1 < VBIAS (or when the RESTZ pin is pulled low), all digital activity in the chip stops while analog circuits including the oscillator and RTC module are still active. Additionally, when V1 < VBIAS, all I/O RAM bits are cleared. As long as V1 is greater than VBIAS, the internal 2.5V regulator will continue to provide power to the digital section.
Page: 41 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
V1 V3P3 V3P3-10mV V3P3 400mV Normal operation, WDT enabled when (V1 < VBIAS) the battery is enabled Battery or reset mode WDT disabled
VBIAS
0V
Figure 11: Voltage Range for V1
I2C Interface (EEPROM)
A dedicated 2-pin serial interface implements an I2C driver that can be used to communicate with external EEPROM devices. The interface can be multiplexed onto the DIO pins DIO4 (SCK) and DIO5 (SDA) by setting the I/O RAM register DIO_EEX (0x2008[4]). The MPU communicates with the interface through two SFR registers: EEDATA (0x9E) and EECTRL (0x9F). If the MPU wishes to write a byte of data to EEPROM, it places the data in EEDATA and then writes the `Transmit' code to EECTRL. The write to EECTRL initiates the transmit sequence. By observing the BUSY bit in EECTRL the MPU can determine when the transmit operation is finished (i.e. when the BUSY bit transitions from 1 to 0). INT5 is also asserted when BUSY falls. The MPU can then check the RX_ACK bit to see if the EEPROM acknowledged the transmission. A byte is read by writing the `Receive' command to EECTRL and waiting for BUSY to fall. Upon completion, the received data will appear in EEDATA. The serial transmit and receive clock is 78kHz during each transmission, and SCL is held in a high state until the next transmission. The bits in EECTRL are shown in Table 57. The EEPROM interface can also be operated by controlling the DIO4 and DIO5 pins directly. However, controlling DIO4 and DIO5 directly is discouraged, because it may tie up the MPU to the point where it may become too busy to process interrupts. Note: Clock stretching and multi-master operation is not supported for the I2C interface.
Page: 42 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Status Bit 7 6 5 4 Read/ Write R R R R Reset State 0 0 1 1
Name ERROR BUSY RX_ACK TX_ACK
Polarity Positive Positive Negative Negative
Description 1 when an illegal command is received. 1 when serial data bus is busy. 0 indicates that the EEPROM sent an ACK bit. 0 indicates when an ACK bit has been sent to the EEPROM CMD 0 Operation No-op. Applying the no-op command will stop the I2C clock (SCK, DIO4). Failure to issue the no-op command will keep the SCK signal toggling. Receive a byte from EEPROM and send ACK. Transmit a byte to EEPROM. Issue a `STOP' sequence. Receive the last byte from EEPROM and do not send ACK. Issue a `START' sequence. No Operation, set the ERROR bit.
3-0
CMD[3:0]
W
0
Positive, see CMD Table
2 3 5 6 9 Others
Table 57: EECTRL Status Bits
Internal Clocks and Clock Dividers
All internal clocks are based on the watch crystal frequency (CK32 = 32,768Hz) applied to the XIN and XOUT pins. The PLL multiplies this frequency by 150 to 4.9152MHz. This frequency is supplied to the ADC, the FIR filter (CKFIR), the clock test output pin (CKTEST), the CE DRAM and the clock generator. The clock generator provides two clocks, one for the MPU (CKMPU) and one for the CE (CKCE). The MPU clock frequency is determined by the I/O RAM register MPU_DIV (0x2004[2:0]) and can be CE*2-MPU_DIV Hz where MPU_DIV varies from 0 to 7 (MPU_DIV is 0 on power-up). This makes the MPU clock scalable from 4.9152MHz down to 38.4kHz. The circuit also generates a 2x MPU clock for use by the emulator. This clock is not generated when the I/O RAM register ECK_DIS (0x2005[5]) is asserted by the MPU.
Battery
The VBAT pin provides an input for an external battery that can be used to support the crystal oscillator, RTC, the WD_OVF bit and XRAM in the absence of the main power supply. If the battery is not used, the VBAT pin should be connected to V3P3.
Internal Voltages (VBIAS, VBAT, V2P5)
The 71M6511 requires two supply voltages, V3P3A, for the analog section, and V3P3D, for the digital section. Both voltages can be tied together outside the chip. The internal supply voltage V2P5 is generated by a regulator from the 3.3V supplies. The battery voltage, VBAT, is required when crystal oscillator, RTC and XRAM are required to keep operating while V3P3D is removed (battery mode). VBAT, usually supplied by an external battery, powers crystal oscillator, RTC and XRAM (and the WD_OVF bit). VBIAS (1.5V) is generated internally and used for the V1 comparator and for the reference of the temperature sensor.
Page: 43 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Test Ports
TMUXOUT Pin: One out of 16 digital or 4 analog signals can be selected to be output on the TMUXOUT pin. The function of the multiplexer is controlled with the I/O RAM register TMUX (0x2000[3:0]), as shown in Table 58.
TMUX[3:0] 0 1 2 3 4 5 6 7 8 9 A B C D E F
Mode analog analog analog analog digital digital digital digital digital digital digital digital -digital digital digital
Function DGND IBIAS PLL_2.5V VBIAS RTM (Real time output from CE) WDTR_EN (Comparator 1 Output AND V1LT3) reserved reserved RXD (from Optical interface) MUX_SYNC CK_10M CK_MPU reserved for production test RTCLK CE_BUSY XFER_BUSY
Table 58: TMUX[3:0] Selections
Emulator Port: The emulator port, consisting of the pins E_RST, E_TCLK and E_RXTX provides control of the MPU through an external in-circuit emulator. The emulator port is compatible with the ADM51 emulators manufactured by Signum Systems. The signals of the emulator port have weak pull-ups. Adding 1k pull-up resistors on the PCB is recommended. Real-Time Monitor: The RTM output of the CE is available as one of the digital multiplexer options. RTM data is read from the CE DRAM locations specified by I/O RAM registers RTM0, RTM1, RTM2, and RTM3 after the rise of MUX_SYNC. The RTM can be enabled and disabled with I/O RAM register RTM_EN. The RTM output is clocked by CKTEST. Each RTM word is clocked out in 35 cycles and contains a leading flag bit. Figure 13 in the System Timing Section illustrates the RTM output format. RTM is low when not in use. SSI Interface: A high-speed serial interface with handshake capability is available to send a contiguous block of CE data to an external data logger or DSP. The block of data, configurable as to location and size, is sent starting 1 cycle of 32kHz before each CE code pass begins. If the block of data is big enough that transmission has not completed when the code pass begins, it will complete during the CE code pass with no timing impact to the CE or the serial data. In this case, care must be taken that the transmitted data is not modified unexpectedly by the CE. The SSI interface is enabled by the SSI_EN bit and consists of SCLK, SSDATA, and SFR as outputs and, optionally, SRDY as input. The interface is compatible with 16bit and 32bit processors. The operation of each pin is as follows: SCLK is the serial clock. The clock can be 5MHz or 10MHz, as specified by the SSI_10M bit. The SSI_CKGATE bit controls whether SCLK runs continuously or is gated off when no SSI activity is occurring. If SCLK is gated, it will begin 3 cycles before SFR rises and will persist 3 cycles after the last data bit is output.
Page: 44 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 The pins used for the SSI are multiplexed with the LCD segment outputs, as shown in Table 59. Thus, the LCD should be disabled when the SSI is in use.
SSI Signal SCLK SSDATA SFR
LCD Segment Output Pin SEG3 SEG4 SEG5
SRDY SEG6 Table 59: SSI Pin Assignment SRDY is an optional handshake input that indicates that the DSP or data-logging device is ready to receive data. SRDY must be high to enable SFR to rise and initiate the transfer of the next field. It is expected that SRDY changes state on the rising edges of SCLK. If SRDY is not high when the SSI port is ready to transmit the next field, transmission will be delayed until it is. SRDY is ignored except at the beginning of a field transmission. If SRDY is not enabled (by SSI_RDYEN), the SSI port will behave as if SRDY is always one. SSDATA is the serial output data. SSDATA changes on the rising edge of SCLK and outputs the contents of a block of CE RAM words starting with address SSI_STRT and ending with SSI_END. The words are output MSB first. The field size is set with the SSI_FSIZE register: 0 entire data block, 1-8 bit fields, 2-16 bit fields, 3-32 bit fields. The polarity of the SFR pulse can be inverted with SSI_FPOL. If SRDY does not delay it, the first SFR pulse in a frame will rise on the third SCLK after MUX_SYNC (fourth SCLK if 10MHz). MUX_SYNC can be used to synchronize the fields arriving at the data logger or DSP.
Page: 45 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
FUNCTIONAL DESCRIPTION
Theory of Operation
The energy delivered by a power source into a load can be expressed as:
E = V (t ) I (t )dt
0
Assuming phase angles are constant, the following formulae apply: P = Real Energy [Wh] = V * A * cos * t Q = Reactive Energy [VARh] = V * A * sin * t S = Apparent Energy [VAh] =
t
P2 + Q2
For a practical meter, not only voltage and current amplitudes, but also phase angles and harmonic content may change constantly. Thus, simple RMS measurements are inherently inaccurate. A modern solid-state electricity meter IC such as the 71M6511/6511H functions by emulating the integral operation above, i.e. it processes current and voltage samples through an ADC at a constant frequency. As long as the ADC resolution is high enough and the sample frequency is beyond the harmonic range of interest, the current and voltage samples, multiplied with the time period of sampling will yield an accurate quantity for the momentary energy. Summing up the momentary energy quantities over time will result in accumulated energy.
500 400 300
V [V], I [A], P [Ws]
200 100 0 -100 -200 -300 -400 -500 0 5 10 15
time [ms] Current [A] Voltage [V] Energy per Interval [Ws] Accumulated Energy [Ws]
20
Figure 12: Voltage. Current, Momentary and Accumulated Energy Figure 12 shows the shapes of V(t), I(t), the momentary and the accumulated energy, resulting from 50 samples of the voltage and current signals over a period of 20ms. The application of 240VAC and 100A results in an accumulation of 480Ws over the 20ms period, as indicated by the Accumulated Power curve. The described sampling method works reliably, even in the presence of dynamic phase shift and harmonic distortion.
Page: 46 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
System Timing Summary
Figure 13 summarizes the timing relationships between the input MUX states, the CE_BUSY signal, and the two serial output streams. In this example, MUX_DIV = 1 (four mux states) and FIR_LEN = 1 (3 CK32 cycles). Since FIR filter conversions require two or three CK32 cycles, the duration of each MUX cycle is 1 + 2 * states defined by MUX_DIV if FIR_LEN = 0, and 1 + 3 * states defined by MUX_DIV if FIR_LEN = 1. Followed by the conversions is a single CK32 cycle. Each CE program pass begins when MUX_SYNC falls. Depending on the length of the CE program, it may continue running until the end of the ADC5 conversion. CE opcodes are constructed to ensure that all CE code passes consume exactly the same number of cycles. The result of each ADC conversion is inserted into the CE DRAM when the conversion is complete. The CE code is designed to tolerate sudden changes in ADC data. The exact CK count when each ADC value is loaded into DRAM is shown in Figure 13. Figure 13 also shows that the two serial data streams, RTM and SSI, begin transmitting at the beginning of MUX_SYNC. RTM, consisting of 140 CK cycles, will always finish before the next code pass starts. The SSI port begins transmitting at the same time as RTM, but may significantly overrun the next code pass if a large block of data is required. Neither the CE nor the SSI port will be affected by this overlap.
ADC, CE and SERIAL TIMING
ADC MUX Frame
ADC TIMING
CK32 MUX_SYNC MUX STATE ADC EXECUTION ADC0 S 150 0
MUX_DIV Conversions (MUX_DIV=4 is shown)
Settle
1
2
3
S
ADC1 900
ADC2 1350
ADC3 1800 MAX CK COUNT
CE TIMING
CE_EXECUTION CE_BUSY XFER_BUSY
0
450
CK COUNT = CE_CYCLES + floor((CE_CYCLES + 2) / 5)
INITIATED BY A CE OPCODE AT END OF SUM INTERVAL
RTM and SSI TIMING
RTM SSI LAST SSI TRANSFER NOTES: 1. ALL DIMENSIONS ARE 5MHZ CK COUNTS. 2. THE PRECISE FREQUENCY OF CK IS 150*CRYSTAL FREQUENCY = 4.9152MHz. 3. XFER_BUSY OCCURS ONCE EVERY (PRESAMPS * SUM_CYCLES) CODE PASSES.
140
BEGIN SSI TRANSFER
Figure 13: Timing Relationship between ADC MUX, CE, and Serial Transfers Figure 14, Figure 15, and Figure 16 show the RTM and SSI timing, respectively.
Page: 47 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
CK32 MUX_SYNC CKTEST TMUXOUT/RTM
LSB
0 1 30 31 0 1 30 31 0 1 30 31 0 1 30 31
SIG N
SIG N
SIG N
LSB
LSB
LSB
RTM DATA0 (32 bits) RTM DATA1 (32 bits) RTM DATA2 (32 bits) RTM DATA3 (32 bits)
Figure 14: RTM Output Format
If SSI_CKGATE =1
If 16bit fields
If 32bit fields
If SSI_CKGATE =1
SFR (Output) SRDY (Input) SCLK (Output) SSDATA (Output) MUX_SYNC 31 30 16 15 1 0 31 30 16 15 1 0 31 1 SSI_END 0
SSI_BEG
SSI_BEG+1
Figure 15: SSI Timing, (SSI_FPOL = SSI_RDYPOL = 0)
Next field is delayed while SRDY is low SFR (Output) SRDY (Input) SCLK (Output) SSDATA (Output) 31 30 29 18 17 16 16 16 16 15 14 13 12
Figure 16: SSI Timing, 16-bit Field Example (External Device Delays SRDY)
SFR is the framing pulse. Although CE words are always 32 bits, the SSI interface will frame the entire data block as a single field, as multiple 16-bit fields, or as multiple 32-bit fields. The SFR pulse is one SCLK clock cycle wide, changes state on the rising edge of SCLK and precedes the first bit of each field.
Page: 48 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
SIG N
FLAG
FLAG
FLAG
FLAG
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Data Flow
The data flow between CE and MPU is shown in Figure 17. In a typical application, the 32-bit compute engine (CE) sequentially processes the samples from the voltage inputs on pins IA, VA, and IB, performing calculations to measure active power (Wh), reactive power (VARh), A2h, and V2h for four-quadrant metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.
Pulses
IRQ
Samples
CE
PreProcessor
Data
MPU
PostProcessor
Processed Metering Data
I/O RAM (Configuration RAM)
Figure 17: MPU/CE Data Flow
CE/MPU Communication
Figure 18 shows the functional relationship between CE and MPU. The CE is controlled by the MPU via shared registers in the I/O RAM and by registers in the CE DRAM. The CE outputs two interrupt signals to the MPU: CE_BUSY and XFER_BUSY, which are connected to the MPU interrupt service inputs as external interrupts. CE_BUSY indicates that the CE is actively processing data. This signal will occur once every multiplexer cycle. XFER_BUSY indicates that the CE is updating data to the output region of the CE RAM. This will occur whenever the CE has finished generating a sum by completing an accumulation interval determined by SUM_CYCLES * PRE_SAMPS samples. Interrupts to the MPU occur on the falling edges of the XFER_BUSY and CE_BUSY signals. Figure 19 shows the sequence of events between CE and MPU upon reset or power-up. In a typical application, the sequence of events is as follows: 1) 2) 3) 4) 5) Upon power-up, the MPU initializes the hardware, including disabling the CE The MPU loads the code for the CE into the CE PRAM The MPU loads CE data into the CE DRAM. The MPU starts the CE by setting the CE_EN bit in the I/O RAM. The CE then repetitively executes its code, generating results and storing them in the CE DRAM
It is important to note that the length of the accumulation interval, as determined by NACC, the product of SUM_CYCLES and PRE_SAMPS is not an exact multiple of 1000ms. For example, if SUM_CYCLES = 60, and PRE_SAMPS = 00 (42), the resulting accumulation interval is:
=
N ACC 60 42 2520 = = = 999.75ms 32768 Hz 2520.62 Hz fS 13
This means that accurate time measurements should be based on the RTC, not the accumulation interval.
Page: 49 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
PULSES
VAR (DIO7) W (DIO6)
VARSUM
WSUM
APULSEW APULSER EXT_PULSE
DISPLAY (memory-mapped LCD segments) SERIAL (UART0/1)
DATA
MPU
EEPROM (I2C) DIO
ADC
Mux Ctrl.
SAMPLES
CE_BUSY
CE
XFER_BUSY
INTERRUPTS
I/O RAM (CONFIGURATION RAM)
Figure 18: MPU/CE Communication (Functional)
The MPU will wait for the CE to signal that fresh data is ready (the XFER interrupt). It will read the data and perform additional processing such as energy accumulation.
CE PRAM
FLASH
CE_EN XFER Interrupt
COMPUTATION ENGINE
CE DRAM
MPU
Figure 19: MPU/CE Communication (Processing Sequence)
Fault, Reset, Power-Up
Reset Mode: When the RESETZ pin is pulled low or when V1 < VBIAS, all digital activity in the chip stops while analog circuits are still active. The oscillator and RTC module continue to run. Additionally, all I/O RAM bits are cleared. As long as V1, the input voltage at the power fault block, is greater than VBIAS, the internal 2.5V regulator will continue to provide power to the digital section. Once initiated, the reset mode will persist until the reset timer times out, signified by WAKE rising. This will occur in 4100 cycles of the real time clock after RESETZ goes high, at which time the MPU will begin executing its preboot and boot sequences from address 00. See the security section for more description of preboot and boot.
Page: 50 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Power-Up: After power-up, the 71M6511/6511H is in reset as long as V1 < VBIAS. As soon as V1 exceeds VBIAS, the reset timer is started which takes the MPU out of reset after 4100 oscillator cycles (see Figure 20). The MPU then initiates its preboot phase lasting 32 cycles. The supply current will be low but not zero during power-up. It will increase, once V1 exceeds VBIAS and will increase to the nominal value once the preboot phase starts. The supply current may then be reduced under firmware control, following the steps specified in Battery Operation and Power Save Modes.
V3P3 3.3V 1.5V 0V
POWER DOWN
PWR UP
V2P5 V1
RESET TIMER
PREBOOT
FIRMWARE HAS CONTROL OVER CHIP...
V1 > VBIAS
1ms
SUPPLY CURRENT
nominal 0mA
125ms
Figure 20: Timing Diagram for Voltages, Current and Operation Modes after Power-Up
Battery Operation
When V1 is lower than VBIAS, the external battery will power the following parts of the 71M6511/6511H: * * * * RTC Crystal oscillator circuitry MPU XRAM WD_OVF bit
Power Save Modes
In normal mode of operation, running on 3.3V supply, various resources of the 71M6511/6511H may be shut down by the MPU firmware in order to reduce power consumption while other essential resources such as UARTs may remain active. Table 60 outlines these resources and their typical current consumption (based on initial condition MPU_DIV = 0). Power Saving Measure Disable the CE Disable the ADC Disable clock test output CKTEST Disable emulator clock Set flash read pulse timing to 33 ns Disable the LCD voltage boost circuitry Disable RTM outputs Software Control CE_EN = 0 ADC_DIS = 1 CKOUTDIS = 1 ECK_DIS = 1 *) FLASH66Z =1 LCD_BSTEN = 0 RTM_EN = 0 Typical Savings 0.16mA 1.8mA 0.6mA 0.1mA 0.04mA 0.9mA 0.01mA
Increase the clock divider for the MPU MPU_DIV = X 0.4mA/MHz *) This bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part with the ICE interface and thus preclude flash erase and programming operations. Table 60: Power Saving Measures
Page: 51 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Temperature Compensation
Internal Compensation: The internal voltage reference is calibrated during device manufacture. Trim data is stored in on-chip fuses. For the 71M6511, the temperature coefficients TC1 and TC2 are given as constants that represent typical component behavior. For the 71M6511H, the temperature characteristics of the chip are measured during production and then stored in the fuse registers TRIMBGA, TRIMBGB and TRIMM[2:0]. TC1 and TC2 can be derived from the fuses by using the relations given in the Electrical Specifications section. TC1 and TC2 can be further processed to generate the coefficients PPMC and PPMC2. TRIMM[2:0], TRIMBGA and TRIMBGB are read by first writing either 4, 5 or 6 to TRIMSEL (0x20FD) and then reading the value of TRIM (0x20FF). When the EXT_TEMP register in CE DRAM (address 0x38) is set to 0, the CE automatically compensates for temperature errors by controlling the GAIN_ADJ register (address 0x2E) based on the PPMC, PPMC2, and TEMP_X register values. In the case of internal compensation, GAIN_ADJ is an output of the CE. External Compensation: Rather than internally compensating for the temperature variation, the bandgap temperature is provided to the embedded MPU, which then may digitally compensate the power outputs. This permits a system-wide temperature correction over the entire system rather than local to the chip. The incorporated thermal coefficients may include the current sensors, the voltage sensors, and other influences. Since the band gap is chopper stabilized via the CHOP_EN bits, the most significant long-term drift mechanism in the voltage reference is removed. When the EXT_TEMP register in CE DRAM is set to 15, the CE ignores the PPMC, PPMC2, and TEMP_X register values and applies the gain supplied by the MPU in GAIN_ADJ. External compensation enables the MPU to control the CE gain based on any variable, and when EXT_TEMP = 15, GAIN_ADJ is an input to the CE.
Chopping Circuitry
As explained in the hardware section, the bits of the I/O RAM register CHOP_ENA[1:0] have to be toggled in between multiplexer cycles to achieve the desired elimination of DC offset. The amplifier within the reference is auto-zeroed by means of an internal signal that is controlled by the CHOP_EN bits. When this signal is HIGH, the connection of the amplifier inputs is reversed. This preserves the overall polarity of the amplifier gain but inverts the input offset. By alternately reversing the connection, the offset of the amplifier is averaged to zero. The two bits of the CHOP_EN register have the function specified in Table 61.
CHOP_EN[1] 0 0 1 1
CHOP_EN[0] 0 1 0 1
Function Toggle chop signal Reference connection positive Reference connection reversed Toggle chop signal
Table 61: CHOP_EN Bits For automatic chopping, the CHOP_EN bits are set to either 00 or 11. In this mode, the polarity of the signals feeding the reference amplifier will be automatically toggled for each multiplexer cycle as shown in Figure 21. With an even number of multiplexer cycles in each accumulation interval, the number of cycles with positive reference connection will equal the number of cycles with reversed connection, and the offset for each sampled signal will be averaged to zero. This sequence is acceptable when only the primary signals (meter voltage, meter current) are of interest.
Page: 52 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Accumulation Interval m
MUX cycle 1 MUX cycle 2 MUX cycle 3 MUX cycle n MUX cycle 1
Accumulation Interval m+1
MUX cycle n
Accumulation Interval m+2
MUX cycle 1
Chop Polarity
Positive Reversed Positive Reversed Positive Reversed Positive Reversed Positive Reversed Positive
CE_BUSY interrupt (falling edge)
XFER_BUSY interrupt (falling edge)
Figure 21: Chop Polarity w/ Automatic Chopping If temperature compensation or accurate reading of the die temperature is required, alternate multiplexer cycles have to be inserted in between the regular cycles. This is done under MPU firmware control by asserting the MUX_ALT bit whenever necessary. Since die temperature usually changes very slowly, alternate multiplexer cycles have to be inserted very infrequently. Usually, an alternate multiplexer cycle is inserted once for every accumulation period, i.e. after each XFER_BUSY interrupt. This sequence is shown in Figure 22.
Accumulation Interval m
MUX alt. MUX MUX cycle 2 cycle 3 cycle
Accumulation Interval m+1
MUX alt. MUX cycle n cycle
Accumulation Interval m+2
MUX alt. MUX cycle n cycle
Chop Polarity
Positive RePositive versed RePositive versed Re- Positive versed Reversed Positive Reversed Positive
CE_BUSY interrupt
XFER_BUSY interrupt MUX_ALT
Figure 22: Sequence with Alternate Multiplexer Cycles
This sequence has the disadvantage that the alternate multiplexer cycle is always operated with positive connection. Consequently, DC offset will appear on the temperature measurement, which will decrease the accuracy of this measurement and thus cause temperature reading and compensation to be less accurate. The sequence shown in Figure 23 uses the CHOP_EN bits to control the chopper polarity after each XFER_BUSY interrupt. CHOP_EN is controlled to alternate between 10 (positive) and 01 (reversed) for the first multiplexer cycle following each
Page: 53 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 XFER_BUSY interrupt. After these first two cycles, CHOP_EN returns to 11 (automatic toggle). The value of CHOP_EN, when set after the XFER_BUSY interrupt, is in force for the entire following multiplexer cycle. When using this sequence, the alternate multiplexer cycle is toggled between positive and reversed connection resulting in accurate temperature measurement. An example for proper application of the CHOP_EN bits can be found in the Demo Code shipped with the 6511 and 6511 Demo Kits. Firmware implementations should closely follow this example.
Accumulation Interval m
alt. MUX MUX cycle 2 cycle MUX cycle 3 MUX cycle n
Accumulation Interval m+1
alt. MUX MUX cycle 2 cycle MUX cycle 3 MUX cycle n
Accumulation Interval m+2
alt. MUX MUX cycle 2 cycle MUX cycle 3 MUX cycle n
Chop Polarity
rePositive Positive versed Positive reversed reversed Positive reversed Positive Positive reversed Positive
CE_BUSY interrupt
XFER_BUSY interrupt
MUX_ALT
CHOP_EN 01 11 (11) (11) (11) 10 11 (11) (11) (11) 01 11 (11) (11) (11)
Figure 23: Sequence with Alternate Multiplexer Cycles and Controlled Chopping
Internal/External Pulse Generation and Pulse Counting
The CE is the source for pulses. It can generate pulses directly based on the voltage and current inputs and the configured pulse generation parameters. This is called "internal pulse generation", and applies when the CE RAM register EXT_PULSE (address 0x37) equals 0. Alternatively, the CE can be configured to generate pulses based on registers that are controlled by the MPU ("external pulse generation"), i.e. when the register EXT_PULSE equals 15. In the case of external pulse generation, the MPU writes values to the CE registers APULSEW (0x26) and APULSER (0x27). The pulse rate, usually inversely expressed as "Kh" (and measured in Wh per pulse), is determined by the CE RAM registers WRATE, PULSE_SLOW, PULSE_FAST, In_8, as well as by the sensor scaling VMAX and IMAX per the equation:
Kh =
where
VMAX IMAX 47.1132 [Wh / pulse] In _ 8 WRATE N ACC X
In_8 is the gain factor (1 or 8) controlled by the CE variable In_SHUNT, X is the pulse gain factor controlled by the CE variables PULSE_SLOW and PULSE_FAST NACC is the accumulation count (PRE_SAMPS * SUM_CYCLES)
Page: 54 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Program Security
When enabled, the security feature limits the ICE to global flash erase operations only. All other ICE operations are blocked. This guarantees the security of the user's MPU and CE program code. Security is enabled by MPU code that is executed in a 32 cycle preboot interval before the primary boot sequence begins. Once security is enabled, the only way to disable it is to perform a global erase of the flash memory, followed by a chip reset. Global flash erase also clears the CE PRAM. The first 32 cycles of the MPU boot code are called the preboot phase because during this phase the ICE is inhibited. A readonly status bit, PREBOOT (SFR 0xB2[7]), identifies these cycles to the MPU. Upon completion of the preboot sequence, the ICE can be enabled and is permitted to take control of the MPU. SECURE (SFR 0xB2[6]), the security enable bit, is reset whenever the MPU is reset. Hardware associated with the bit permits only ones to be written to it. Thus, preboot code may set SECURE to enable the security feature but may not reset it. Once SECURE is set, the preboot code is protected and no external read of program code is possible. Specifically, when SECURE is set: * * * The ICE is limited to bulk flash erase only. Page zero of flash memory, the preferred location for the user's preboot code, may not be page-erased by either MPU or ICE. Page zero may only be erased with global flash erase. Note that global flash erase erases CE program RAM whether SECURE is set or not. Writes to page zero, whether by MPU or ICE, are inhibited. The SECURE bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part via the ICE interface, if no mechanism for actively resetting the part between reset and erase operations is provided (see ICE Interface description). Additionally, by setting the I/O RAM register ECK_DIS to 1, the emulator clock is disabled, inhibiting access to the program with the emulator. See the cautionary note in the I/O RAM Register description!
Page: 55 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
FIRMWARE INTERFACE
I/O RAM MAP - In Numerical Order
`Not Used' bits are blacked out and contain no memory and are read by the MPU as zero. RESERVED bits are in use and should not be changed. Name CE0 CE1 CE2 COMP0 CONFIG0 CONFIG1 VERSION DIO0 DIO1 DIO2 DIO3 DIO4 DIO5 DIO6 RTC0 RTC1 RTC2 RTC3 RTC4 RTC5 RTC6 RTC7 LCDX LCDY LCDZ LCD0 LCD1 ... LCD19 LCD20 ... LCD23 LCD24 ... LCD31 LCD32 LCD33 LCD34 LCD35 LCD36 Addr Bit 7 Bit 6 Bit 5 Bit 4 Configuration:
CE_EN
Bit 3
Bit 2
Bit 1
Bit 0
EQU[2:0] 2000 PRE_SAMPS[1:0] 2001 MUX_DIV[1:0] 2002 2003 2004 VREF_CAL 2005 RESERVED 2006
TMUX[3:0] SUM_CYCLES[5:0] CHOP_EN[1:0] RTM_EN WD_OVF EX_RTC RESERVED RESERVED RESERVED CKOUT_DIS VREF_DIS MPU_DIV ECK_DIS FIR_LEN ADC_DIS MUX_ALT FLASH66Z VERSION[7:0]
EX_XFR
COMP_STAT[0]
MUX_E
Digital I/O: 2008 2009 200A 200B 200C 200D 200E 2015 2016 2017 2018 2019 201A 201B 201C LCD Display Interface: 2020 LCD_BSTEN 2021 2022 2030 2031 ... 2043 2044 ... 2047 2048 ... 204F 2050 2051 2052 2053 2054
LCD_EN LCD_NUM[4:0] LCD_MODE[2:0] LCD_CLK[1:0] LCD_FS[4:0] LCD_SEG0[3:0] LCD_SEG1[3:0] ... LCD_SEG19[3:0] RESERVED ... RESERVED LCD_SEG24[3:0] ... LCD_SEG31[3:0] LCD_SEG32[3:0] LCD_SEG33[3:0] LCD_SEG34[3:0] LCD_SEG35[3:0] LCD_SEG36[3:0] OPT_TXDIS RESERVED RESERVED DIO_R5[2:0] DIO_R7[2:0] DIO_R9[2:0] DIO_R11[2:0] DIO_EEX DIO_PW DIO_PV RESERVED RESERVED DIO_R4[2:0] DIO_R6[2:0] DIO_R8[2:0] DIO_R10[2:0] RTC_SEC[5:0] RTC_MIN[5:0] RTC_HR[4:0] RTC_DAY[2:0] RTC_DATE[4:0] RTC_MO[3:0] RTC_YR[7:0]
RTC_DEC_SEC RTC_INC_SEC
Real Time Clock:
Page: 56 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 LCD37 LCD38 LCD39 LCD40 LCD41 RTM0 RTM1 RTM2 RTM3 2055 2056 2057 2058 2059 RTM Probes: 2060 2061 2062 2063
SSI_EN SSI_10M SSI_CKGATE RTM0[7:0] RTM1[7:0] RTM2[7:0] RTM3[7:0] LCD_SEG37[3:0] RESERVED RESERVED RESERVED RESERVED
Synchronous Serial Interface: SSI 2070 S S I _ B E G 2071 SSI_END 2072 TRIMSEL 20FD TRIM 20FF
SSI_FSIZE[1:0] SSI_BEG[7:0] SSI_END[7:0] TRIMSEL[7:0] TRIM[7:0] SSI_FPOL SSI_RDYEN SSI_RDYPOL
Fuse Selection Registers:
SFR MAP (SFRs Specific to TERIDIAN 80515) - In Numerical Order
`Not Used' bits are blacked out and contain no memory and are read by the MPU as zero. RESERVED bits are in use and should not be changed. This table lists only the SFR registers that are not generic 8051 SFR registers. Name P0 DIR0 P1 DIR1 P2 DIR2 INTBITS WDI ERASE FLSHCTL PGADR EEDATA EECTRL SFR Addr 80 A2 90 91 A0 A1 F8 E8 94 B2 B7 9E 9F Bit 7 Bit 6 Bit 5 Bit 4 Digital I/O:
DIO_0[7:4] (Port 0) DIO_DIR0[7:4] DIO_1[7:6] (Port 1) DIO_DIR1[7:6] RESERVED 1111 RESERVED 1111 DIO_1[3:0] (Port 1) DIO_DIR1[3:0] DIO_2[1:0] (Port 2) DIO_DIR2[1:0] INT2 INT1 IE_RTC INT0 IE_XFER
Bit 3
Bit 2
Bit 1
Bit 0
Interrupts and WD Timer:
INT6 WD_RST INT5 INT4 INT3
Flash:
FLSH_ERASE[7:0] PREBOOT SECURE FLSH_PGADR[6:0] FLSH_MEEN FLSH_PWE
Serial EEPROM:
EEDATA[7:0] EECTRL[7:0]
Page: 57 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
I/O RAM (Configuration RAM) - Alphabetical Order
Many functions of the chip can be controlled via the I/O RAM (Configuration RAM). The CE will also take some of its parameters from the I/O RAM. Bits with a W (write) direction are written by the MPU into I/O RAM. Typically, they are initially stored in flash memory and copied to the I/O RAM by the MPU. Some of the more frequently programmed bits are mapped to the MPU SFR memory space. The remaining bits are mapped to 2xxx. Bits with R (read) direction can only be read by the MPU. On power up, all bits are cleared to zero unless otherwise stated. Generic SFR registers are not listed. Name ADC_DIS CE_EN CHOP_EN[1:0] RESERVED CKOUT_DIS RESERVED RESERVED DIO_R4[2:0] DIO_R5[2:0] DIO_R6[2:0] DIO_R7[2:0] DIO_R8[2:0] DIO_R9[2:0] DIO_R10[2:0] DIO_R11[2:0] Location [Bit(s)] 2005[3] 2000[4] 2002[5:4] 2004[5] 2004[4] 2003[4:3] 2003[2:0] 200B[2:0] 200B[6:4] 200C[2:0] 200C[6:4] 200D[2:0] 200D[6:4] 200E[2:0] 200E[6:4] Dir R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W Description Disables ADC and removes bias current CE enable. Chop enable for the reference band gap circuit. 00: enabled 01: disabled 10: disabled 11: enabled Must be 0. CKOUT Disable. When zero, CKTEST is an active output. Must be 0. Reserved Connects dedicated I/O pins 4 to 11 to selectable internal resources. If more than one input is connected to the same resource, the `Multiple' column below specifies how they are combined. See Software User's Guide for details). DIO_GP 0 1 2 3 4 5 6 7 Resource NONE Reserved T0 (counter0 clock) T1 (counter1 clock) High priority I/O interrupt (int0 rising) Low priority I/O interrupt (int1 rising) High priority I/O interrupt (int0 falling) Low priority I/O interrupt (int1 falling) Multiple -OR OR OR OR OR OR OR
DIO_DIR0[7:4]
SFR A2
R/W
Programs the direction of DIO pins 7 through 4. 1 indicates output. Ignored if the pin is not configured as I/O. See DIO_PV and DIO_PW for special option for DIO6 and DIO7 outputs. See DIO_EEX for special option for DIO4 and DIO5. Note: Bit 0, Bit 1, Bit 2 and Bit 3 must be set to 1.
Page: 58 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 DIO_DIR1[7:6] DIO_DIR1[3:0] SFR91 R/W Programs the direction of DIO pins 15, 14 and 11 through 8. 1 indicates output. Ignored if the pin is not configured as I/O. Note: Bit 4 and Bit 5 must be set to 1. DIO_DIR2[1:0] SFRA1[5:0] R/W Programs the direction of DIO pins 17 and 16. 1 indicates output. Ignored if the pin is not configured as I/O. Note: Bit 2, Bit 3, Bit 4 and Bit 5 must be set to 1. DIO_0[7:4] DIO_1[7:6], DIO_1[3:0] DIO_2[1:0] DIO_EEX SFR80 SFR90 SFR90 SFRA0[1:0] 2008[4] R/W R/W R/W R/W R/W Port 0 Port 1 Port 1 Port 2 When set, converts DIO4 and DIO5 to interface with external EEPROM. DIO4 becomes SCK and DIO5 becomes bi-directional SDA. LCD_NUM must be less than 18. Causes VARPULSE to be output on DIO7, if DIO7 is configured as output. LCD_NUM must be less than 15. Causes WPULSE to be output on DIO6, if DIO6 is configured as output. LCD_NUM must be less than 17. Serial EEPROM interface data Serial EEPROM interface control Emulator clock disable. When one, the emulator clock is disabled. This bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part with the ICE interface and thus preclude flash erase and programming operations. If ECK_DIS is set, it should be done at least 1000ms after power-up to give emulators and programming devices enough time to complete an erase operation. Specifies the power equation to the CE. Interrupt enable bits. These bits enable the XFER_BUSY and the RTC_1SEC interrupts to the MPU. Note that if either interrupt is to be enabled, EX6 in the 80515 must also be set. The length of the ADC decimation FIR filter. 1: 22 ADC bits/3 CK32 cycles (384 CKFIR cycles), 0: 21 ADC bits/2 CK32 cycles (288 CKFIR cycles) FLASH66Z 2005[1] R/W Should be set to 1 to minimize supply current. The value on the DIO pins. Pins configured as LCD will read zero. When written, changes data on pins configured as outputs. Pins configured as LCD or input will ignore writes.
DIO_PV DIO_PW EEDATA[7:0] EECTRL[7:0] ECK_DIS
2008[2] 2008[3] SFR 9E SFR 9F 2005[5]
R/W R/W R/W R/W R/W
EQU[2:0] EX_XFR EX_RTC FIR_LEN
2000[7:5] 2002[0] 2002[1] 2005[4]
R/W R/W
R/W
Page: 59 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 FLSH_ERASE SFR 94 W Flash Erase Initiate FLSH_ERASE is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for FLSH_ERASE in order to initiate the appropriate Erase cycle. (default = 0x00). 0x55 - Initiate Flash Page Erase cycle. Must be proceeded by a write to FLSH_PGADR @ SFR 0xB7. 0xAA - Initiate Flash Mass Erase cycle. Must be proceeded by a write to FLSH_MEEN @ SFR 0xB2 and the debug (CC) port must be enabled. Any other pattern written to FLSH_ERASE will have no effect. FLSH_MEEN SFR B2[1] W Mass Erase Enable 0 - Mass Erase disabled (default). 1 - Mass Erase enabled. Must be re-written for each new Mass Erase cycle. FLSH_PGADR SFR B7[7:1] W Flash Page Erase Address FLSH_PGADR[6:0] - Flash Page Address (page 0 thru 127) that will be erased during the Page Erase cycle. (default = 0x00). Must be re-written for each new Page Erase cycle. FLSH_PWE SFR B2[0] R/W Program Write Enable 0 - MOVX commands refer to XRAM Space, normal operation (default). 1 - MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR. This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled. IE_XFER IE_RTC INTBITS SFR E8[0] SFR E8[1] SFR F8[6:0] R R/W Interrupt flags. These flags are part of the WDI SFR register and monitor the XFER_BUSY interrupt and the RTC_1SEC interrupt. The flags are set by hardware and must be cleared by the interrupt handler. See also WD_RST. Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use. Enables the LCD voltage boost circuit. Sets the LCD clock frequency for COM/SEG pins (not the frame rate. Note: fw = CKFIR/128
LCD_BSTEN LCD_CLK[1:0]
2020[7] 2021[1:0]
R/W R/W
00: fw/29, 01: fw/28, 10: fw/27, 11: fw/26
LCD_EN LCD_FS[4:0] 2021[5] 2022[4:0] R/W R/W Enables the LCD display. When disabled, VLC2, VLC1, and VLC0 are ground as are the COM and SEG outputs. Controls the LCD full scale voltage, VLC2:
VLC 2 = VLCD (0.7 + 0.3
LCD _ FS ) 31
Page: 60 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 LCD_MODE[2:0] 2021[4:2] R/W The LCD bias mode. 000: 001: 010: 011: 100: LCD_NUM[4:0] 2020[4:0] R/W 4 states, 1/3 bias 3 states, 1/3 bias 2 states, 1/2 bias 3 states, 1/2 bias static display
Controls the number of dual-purpose LCD/DIO pins to be configured as LCD. LCD_NUM will be between 0 and 18. The first dual-purpose pin to be allocated as LCD is SEG37/DIO17. The table below lists which SEG and DIO functions are selected for each LCD_NUM value. LCD_NUM 1-4 5 6 7 8-10 11 12 13 14 15 16 17 18 None SEG37 SEG36-37 SEG35-37 SEG34-37 SEG34-37, SEG31 SEG34-37, SEG30-31 SEG34-37, SEG29-31 SEG34-37, SEG28-31 SEG34-37, SEG27-31 SEG34-37, SEG26-31 SEG34-37, SEG25-31 SEG34-37, SEG24-31 SEG DIO DIO4-11, DIO14-17 DIO4-11, DIO14-16 DIO4-11, DIO14-15 DIO4-11, DIO14 DIO4-11 DIO4-10 DIO4-9 DIO4-8 DIO4-7 DIO4-6 DIO4-5 DIO4 None
LCD_SEG0[3:0]LCD_SEG19[3:0], LCD_SEG24[3:0]LCD_SEG31[3:0], LCD_SEG34[3:0]LCD_SEG37[3:0], MPU_DIV[2:0]
2030[3:0]2043[3:0], 2048[3:0]204f[3:0], 2052[3:0]2055[3:0] 2004[2:0]
R/W
LCD Segment Data. Each word contains information for from 1 to 4 time divisions of each segment. In each word, bit 0 corresponds to COM0, on up to bit 3 for COM3.
R/W
The MPU clock divider (from CKCE). These bits may be programmed by the MPU without risk of losing control. 000 - CKCE, 001 - CKCE/2, ..., 111 - CKCE/27 MPU_DIV is 000 on power-up.
MUX_ALT MUX_DIV[1:0] MUX_E OPT_TXDIS
2005[2] 2002[7:6] 2005[0] 2008[5]
R/W R/W R/W R/W
The MPU asserts this bit when it wishes the MUX to perform ADC conversions on an alternate set of inputs. The number of states in the input multiplexer. 00 - 6 states 01 - 4 states 10 - 3 states 11 - 2 states MUX_SYNC enable. When high, converts SEG7 into a MUX_SYNC output. Tristates the OPT_TX output.
Page: 61 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 PREBOOT PRE_SAMPS[1:0] SFR B2[7] 2001[7:6] R R/W Indicates that the preboot sequence is active. Together w/ SUM_CYCLES, this value determines the number of samples in one sum cycle between XFER interrupts for the CE. Number of samples = PRE_SAMPS*SUM_CYCLES. 00-42, 01-50, 10-84, 11-100 RTC_SEC[5:0] RTC_MINI[5:0] RTC_HR[4:0] RTC_DAY[2:0] RTC_DATE[4:0] RTC_MO[3:0] RTC_YR[7:0] 2015 2016 2017 2018 2019 201A 201B R/W The RTC interface. These are the `year', `month', `day', `hour', `minute' and `second' parameters for the RTC. The RTC is set by writing to these registers. Year 00 is defined as a leap year. SEC 00 to 59 MIN 00 to 59 HR 00 to 23 (00=Midnight) DAY 01 to 07 (01=Sunday) DATE 01 to 31 MO 01 to 12 YR 00 to 256 RTC time correction bits. Only one bit may be pulsed at a time. When pulsed, causes the RTC time value to be incremented (or decremented) by an additional second the next time the RTC_SEC register is clocked. The pulse width may be any value. If an additional correction is desired, the MPU must wait 2 seconds before pulsing one of the bits again. Real Time Monitor enable. When `0', the RTM output is low. This bit enables the two wire version of RTM Four RTM probes. Before each CE code pass, the values of these registers are serially output on the RTM pin. The RTM registers are ignored when RTM_EN=0. Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored. Enables the Synchronous Serial Interface (SSI) on SEG3, SEG4, and SEG5 pins. If SSI_RDYEN is set, SEG6 is enabled also. The pins take on the new functions SCLK, SSDATA, SFR, and SRDY, respectively. When SSI_EN is high and LCD_EN is low, these pins are converted to the SSI function, regardless of LCDEN and LCD_NUM. For proper LCD operation, SSI_EN must not be high when LCD_EN is high. SSI clock speed: 0: 5MHz, 1: 10MHz SSI gated clock enable. When low, the SCLK is continuous. When high, the clock is held low when data is not being transferred. SSI frame pulse format: 0: once at beginning of SSI sequence (whole block of data), 1: every 8 bits, 2: every 16 bits, 3: every 32 bits. SFR pulse polarity: 0: positive, 1: negative SRDY enable. If SSI_RDYEN and SSI_EN are high, the SEG6 pin is configured as SRDY. Otherwise, it is an LCD driver. SRDY polarity: 0: positive, 1: negative
RTC_DEC_SEC RTC_INC_SEC
201C[1] 201C[0]
W
RTM_EN RTM0[7:0] RTM1[7:0] RTM2[7:0] RTM3[7:0] SECURE
2002[3] 2060 2061 2062 2063 SFR B2[6]
R/W R/W R/W R/W R/W R/W
SSI_EN
2070[7]
R/W
SSI_10M SSI_CKGATE SSI_FSIZE[1:0]
2070[6] 2070[5] 2070[4:3]
R/W R/W R/W
SSI_FPOL SSI_RDYEN SSI_RDYPOL
2070[2] 2070[1] 2070[0]
R/W R/W R/W
Page: 62 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 SSI_BEG[7:0] SSI_END[7:0] 2071[7:0] 2072[7:0] R/W The beginning and ending address of the transfer region of the CE data memory. If the SSI is enabled, a block of words starting with SSI_BEG and ending with SSI_END will be sent. SSI_END must be larger than SSI_BEG. The maximum number of output words is limited by the number of SSI clocks in a CE code pass--see FIR_LEN, MUX_DIV, and SSI_10M. Together w/ PRE_SAMPS, this value determines (for the CE) the number of samples in one sum cycle between XFER interrupts. Number of samples = PRE_SAMPS*SUM_CYCLES. Selects one of 16 inputs for TMUXOUT. 0 - DGND (analog) 1 - IBIAS (analog) 2 - PLL_2.5V (analog) 3 - VBIAS (analog) 4 - RTM (Real time output from CE) 5 - WDTR_EN (Comparator 1 Output AND V1LT3) 6 - reserved 7 - reserved 8 - RXD (from Optical interface) 9 - MUX_SYNC (from MUX_CTRL) A - CK_10M B - CK_MPU C - reserved for production test D - RTCLK E - CE_BUSY F - XFER_BUSY Must be zero. Selects the temperature trim fuse to be read with the TRIM register (TRIMM[2:0]: 4, TRIMBGA: 5, TRIMBGB: 6) Contains TRIMBGA, TRIMBGB, or TRIMM[2:0] depending on the value written to TRIMSEL. If TRIMBGB = 0 then the IC is a 6511 else the IC is a 6511H. The silicon revision number. This data sheet does not apply to revisions < 000 0100. Brings VREF out to the VREF pin. This feature is disabled when VREF_DIS=1. Disables the internal voltage reference. Resets the WD timer. The WDT is reset when a 1 is written to this bit. Only byte operations on the whole WDI register should be used. The WD overflow status bit. This bit is set when the WD timer overflows. It is powered by the VBAT pin and at boot-up will indicate if the part is recovering from a WD overflow or a power fault. This bit should be cleared by the MPU on boot-up. It is also automatically cleared when RESETZ is low.
SUM_CYCLES [5:0] TMUX[3:0]
2001[5:0] 2000[3:0]
R/W R/W
RESERVED TRIMSEL TRIM
2005[7] 20FD 20FF
R/W W R
VERSION[7:0] VREF_CAL VREF_DIS WD_RST WD_OVF
2006 2004[7] 2004[3] SFR E8[7] 2002[2]
R R/W R/W W R/W
Page: 63 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
CE Program and Environment CE Program
The CE program is supplied by TERIDIAN as a data image that can be merged with the MPU operational code for meter applications. Typically, the CE program covers most applications and does not need to be modified. The description in this section applies to CE code revision CE11B05.
Formats
All CE words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement (-1 = 0xFFFFFFFF). `Calibration' parameters are defined in flash memory (or external EEPROM) and must be copied to CE memory by the MPU before enabling the CE. `Internal' variables are used in internal CE calculations. `Input' variables allow the MPU to control the behavior of the CE code. `Output' variables are outputs of the CE calculations. The corresponding MPU address for the most significant byte is given by 0x1000 + 4 x CE_address and 0x1003 + 4 x CE_address for the least significant byte.
Constants
Constants used in the CE Data Memory tables are: Sampling frequency: FS = 32768Hz/13 = 2520.62Hz (MUX_DIV = 1) or 32786/10 = 3276.8Hz (MUX_DIV = 2) F0 is the fundamental signal frequency, typically 50 or 60Hz. IMAX is the external rms current corresponding to 250mV peak at the inputs IA or IB. VMAX is the external rms voltage corresponding to 250mV peak at the input VA. NACC, the accumulation count for energy measurements is PRE_SAMPS*SUM_CYCLES. This value resides in SUM_PRE (CE address 36). Accumulation count time for energy measurements is PRE_SAMPS*SUM_CYCLES/FS. In_8 is a gain constant of current channel n. Its value is 8 or 1 and is controlled by In_SHUNT. X is a gain constant of the pulse generators. Its value is determined by PULSE_FAST and PULSE_SLOW. -9 Voltage LSB = VMAX * 3.3243*10 V (peak). The system constants IMAX and VMAX are used by the MPU to convert internal digital quantities (as used by the CE) to external, i.e. metering quantities. Their values are determined by the scaling of the voltage and current sensors used in an actual meter. The LSB values used in this document relate digital quantities at the CE or MPU interface to external meter input quantities. For example, if a SAG threshold of 80V peak is desired at the meter input, the digital value that should be programmed into SAG_THR would be 80V/SAG_THRLSB, where SAG_THRLSB is the LSB value in the description of SAG_THR. The parameters EQU, CE_EN, PRE_SAMPS, and SUM_CYCLES are essential to the function of the CE and are stored in I/O RAM (see I/O RAM section).
Page: 64 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Environment
Before starting the CE using the CE_EN bit, the MPU has to establish the proper environment for the CE by implementing the following steps: * * * * * Loading the image for the CE code into CE PRAM. Loading the CE data into CE DRAM. Establishing the equation to be applied in EQU. Establishing the accumulation period and number of samples in PRE_SAMPS and SUM_CYCLES. Establishing the number of cycles per ADC mux cycle.
The default configuration is FIR_LEN = 1 (three cycles per conversion) and MUX_DIV = 1 (4 conversions per mux cycle). There must be thirteen CK32 cycles (see System Timing Diagram, Figure 13). This means that the product of the number of cycles per ADC conversion and the number of conversions per cycle must be 12 (allowing for one settling cycle). Alternatively, the 71M6511 can be operated at ten CK32 cycles per ADC mux cycle (MUX_DIV = 2). CE quantities are stated in this section for MUX_DIV = 2, if they differ from those associated with the default setting. During operation, the MPU is in charge of controlling the multiplexer cycles, for example by inserting an alternate multiplexer sequence at regular intervals using MUX_ALT. This enables temperature measurement. The polarity of CHOP must be altered for each sample. It must also alternate for each alternate multiplexer reading. The MPU must program CHOP_EN alternately between 01 and 10 on every CE_BUSY interrupt except for the first CE_BUSY after an XFER_BUSY interrupt. Note that when XFER_BUSY occurs, it will always be at the same time as a CE_BUSY interrupt.
CE Calculations
The CE performs the precision computations necessary to accurately measure power. These computations include offset cancellation, phase compensation, product smoothing, product summation, frequency detection, VAR calculation, sag detection, peak detection, and voltage phase measurement. All data computed by the CE is dependent on the selected meter equation as given by EQU (in I/O RAM). As a function of EQU, the element components V0 through I2 take on different meanings. EQU 0 1 Watt & VAR Formula (WSUM/VARSUM) VA IA (1 element, 2W 1) VA*(IA-IB)/2 (1 element, 3W 1) W0SUM/ VAR0SUM VA*IA VA*(IA-IB)/2 Element Input Mapping W1SUM/ VAR1SUM VA*IB VA*IB I0SQSUM IA IA-IB I1SQSUM IB IB
Page: 65 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
CE RAM Locations CE Front End Data (Raw Data)
Access to the raw data provided by the AFE is possible by reading addresses 0 through 7, as listed below.
Address (HEX) 00 01 02 03 04 05 06 07
Name IA VA IB TEMP --
Description Phase A current Phase A voltage Phase B current Reserved Reserved Reserved Temperature Reserved
CE Status Word
Since the CE_BUSY interrupt occurs at 2520.6Hz (or at 3276.8Hz when MUX_DIV = 2), it is desirable to minimize the computation required in the interrupt handler of the MPU. The MPU can read CESTATUS at every CE_BUSY interrupt.
CE Address 0x51
Name CESTATUS
Description See description of CE status word below
The CE Status Word is useful for generating early warnings to the MPU. It contains sag warnings for phase A, as well as F0, the derived clock operating at the fundamental input frequency. CESTATUS provides information about the status of voltage and input AC signal frequency, which are useful for generating an early power fail warning to initiate necessary data storage. CESTATUS represents the status flags for the preceding CE code pass (CE_BUSY interrupt). Note: The CE does not store sag alarms from one code pass to the next. CESTATUS is refreshed at every CE_BUSY interrupt and remains valid for up to 100s after the CE_BUSY interrupt occurs. Unsynchronized read operations of CESTATUS will yield unreliable results. The significance of the bits in CESTATUS is shown in the table below: CESTATUS [bit] 31-29 28 27 26 25 24-0 Name Not Used F0 RESERVED RESERVED SAG_A Not Used Normally zero. Becomes one when VA remains below SAG_THR for SAG_CNT samples. Will not return to zero until VA rises above SAG_THR. These unused bits will always be zero. Description These unused bits will always be zero. F0 is a square wave at the exact fundamental input frequency.
Page: 66 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 For generating proper status information, the CE is initialized by the MPU using SAG_THR (default of 80V RMS at the meter input if VMAX=600V) and SAG_CNT (default 80 samples). Using the default value for SAG_CNT, the peak-to-peak signal has to be below SAG_THR value for 32 milliseconds to activate the SAG_X status bits. CE Address Name Default Description Meter voltage inputs must be above this threshold to prevent sag alarms. LSB = VMAX * 3.3243*10-9 V peak. 0x31 SAG_THR +56,722,300 (0x361837C) For example, if a sag threshold of 80V RMS is desired,
2 SAG _ THR = VMAX 80.324310 -9 3
0x32
SAG_CNT
80
Number of consecutive voltage samples below SAG_THR before a sag alarm is declared. 80*397s = 31.8ms (for MUX_DIV = 1).
CE Transfer Variables
When the MPU receives the XFER_BUSY interrupt, it knows that fresh data is available in the transfer variables. CE transfer variables are modified during the CE code pass that ends with an XFER_BUSY interrupt. They remain constant throughout each accumulation interval. In this data sheet, the names of CE transfer variables always end with _X. Fundamental Power Measurement Variables The table below describes each transfer variable for fundamental power measurement. All variables are signed 32 bit integers. Accumulated variables such as WSUM are internally scaled so they have at least 2x margin before overflow when the integration time is 1 second. Additionally, the hardware will not permit output values to `fold back' upon overflow. CE Address 42 43 44 45 46 47 48 49 Name RESERVED W0SUM_X W1SUM_X RESERVED RESERVED VAR0SUM_X VAR1SUM_X RESERVED The sum of VAR samples from each wattmeter element (In_8 is the gain configured by IA_SHUNT or IB_SHUNT). LSB = 6.6952*10-13 VMAX IMAX / In_8 Wh (for MUX_DIV = 1) LSB = 5.1501*10-13 VMAX IMAX / In_8 Wh (for MUX_DIV = 2) The sum of Watt samples from each wattmeter element (In_8 is the gain configured by IA_SHUNT or IB_SHUNT). LSB = 6.6952*10-13 VMAX IMAX / In_8 Wh (for MUX_DIV = 1) LSB = 5.1501*10-13 VMAX IMAX / In_8 Wh (for MUX_DIV = 2) Description
WxSUM_X is the Wh value accumulated for element `X' in the last accumulation interval and can be computed based on the specified LSB value. For example with VMAX = 600V and IMAX = 208A, LSB (for WxSUM_X ) is 0.08356 Wh (MUX_DIV = 1).
Page: 67 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Instantaneous Power Measurement Variables The FREQSEL Register selects the input phase used for frequency measurement and for the MAIN_EDGE counter. The frequency measurement is implemented using the frequency locked loop of the CE for the selected phase. IxSQSUM_X and VxSQSUM are the squared current and voltage samples acquired during the last accumulation interval. INSQSUM_X can be used for computing the neutral current.
CE Address 33
Name RESERVED
Description
Fundamental frequency. LSB 41 FREQ_X or 4A 4B 4C 4D 4E 4F 50 I0SQSUM_X I1SQSUM_X RESERVED RESERVED V0SQSUM_X RESERVED RESERVED The sum of squared voltage samples from each element. LSB= 6.6952*10-13 VMAX2 V2h (for MUX_DIV = 1) LSB = 5.1501*10-13 VMAX2V2h (for MUX_DIV = 2)
FS 0.587 10 - 6 Hz for MUX_DIV = 1 32 2
FS 0.763 10 -6 Hz for MUX_DIV = 2 2 32
The sum of squared current samples from each element. LSB = 6.6952*10-13 IMAX2 / In_82 A2h (for MUX_DIV = 1) LSB = 5.1501*10-13 IMAX2 / In_82 A2h (for MUX_DIV = 2)
The RMS values can be computed by the MPU from the squared current and voltage samples as per the formulae:
IxRMS =
IxSQSUM LSB 3600 FS N ACC
VxRMS =
VxSQSUM LSB 3600 FS N ACC
Note: FS = 2520.6Hz (MUX_DIV = 1) or 3276.8Hz (MUX_DIV = 2) Other Measurement Parameters MAINEDGE_X is useful for implementing a real-time clock based on the input AC signal. MAINEDGE_X is the number of halfcycles accounted for in the last accumulated interval for the AC signal of the phase specified in the FREQSEL register. CE Address 52 53 55 Name RESERVED RESERVED MAINEDGE_X The number of edge crossings of the selected voltage in the previous accumulation interval. Edge crossings are either direction and are debounced. Description
Page: 68 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Temperature Measurement and Temperature Compensation Input variables: TEMP_NOM is the reference value for temperature measurement, i.e. when this value is set with TEMP_RAW_X at known temperature. The 71M6511/6511H measures temperature with reference to this value. DEGSCALE is the slope or rate of temperature increase or decrease from the TEMP_NOM for TEMP_X measurement. PPMC and PPMC2 are temperature compensation coefficients. Their values should reflect the characteristics of the band gap voltage reference of the chip. PPMC and PPMC2 follow the square law characteristics to compensate for nonlinear temperature behaviors, when the 71M6511/6511H is in internal temperature compensation mode.
CE Address 0x11 0x30
Name TEMP_NOM DEGSCALE
Default 0 9585
Description During calibration, the value of TEMP_RAW_X should be placed in TEMP_NOM. Scale factor for TEMP_X. TEMP_X = -DEGSCALE*2-22*(TEMP_RAW_X-TEMP_NOM). Should be 15 or 0. When 15, causes the CE to ignore internal temperature compensation and permits the MPU to control GAIN_ADJ. When internal temperature compensation is selected, GAIN_ADJ will be:
0x38
EXT_TEMP
0
TEMP _ X PPMC TEMP _ X 2 PPMC2 GAIN _ ADJ = 16384 + floor1 + + 214 2 23
Default is 0 (internal compensation). Linear temperature compensation factor. Equals the linear temperature coefficient (PPM/C) of VREF multiplied by 26.84, or TC1 (expressed in V/C, see Electrical Specifications) multiplied by 22.46. A positive value will cause the meter to run faster when hot. The compensation factor affects both V and I and will therefore have a double effect on products. Square-law temperature compensation factor. Equals the square-law temperature coefficient (PPM/C2) of VREF multiplied by 1374, or TC2 (expressed in V/C2, see Electrical Specifications) multiplied by 1150.1. A positive value will cause the meter to run faster when hot. The compensation factor affects both V and I and will therefore have a double effect on products.
0x39
PPMC
0
0x3A
PPMC2
0
EXT_TEMP allows the MPU to select between direct control of GAIN_ADJ or management of GAIN_ADJ by the CE, based on TEMP_X and the temperature correction coefficients PPMC and PPMC2. Output variables: TEMP_X is the temperature measurement from reference temperature of TEMP_NOM. TEMP_X is computed using TEMP_RAW_X and DEGSCALE. This quantity is positive when the temperature is above the reference and is negative for cold temperatures. TEMP_RAW_X is the raw processed value from ADC output and is the fundamental quantity for temperature measurement. TEMP_RAW_X is less than TEMP_NOM at higher temperatures. TEMP_RAW_X is more than TEMP_NOM for cooler temperatures than reference temperature. GAIN_ADJ is a scaling factor for power measurements based on temperature (when in internal temperature compensation mode). In general, for higher temperatures it is lower than 16384 and higher than 16384 for lower temperatures. GAIN_ADJ is mainly dependent on the PPMC, PPMC2 and TEMP_X register values. This parameter is automatically computed by the CE and is used by the CE for temperature compensation.
Page: 69 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 CE Address 0x40 0x54 0x2E Name TEMP_X TEMP_RAW_X GAIN_ADJ Description Deviation from Calibration temperature. LSB = 0.1 0C. Filtered, unscaled reading from temperature sensor. This value should be written to TEMP_NOM during meter calibration. Scales all voltage and current inputs. 16384 provides unity gain. Default is 16384. If EXT_TMP = 0, GAIN_ADJ is updated by the CE.
Pulse Generation Input variables: The combination of the PULSE_SLOW and PULSE_FAST parameters control the speed of the pulse rate. The default values of 1 and 1 will maintain the original pulse rate given by the Kh equation. WRATE controls the number of pulses that are generated per measured Wh and VARh quantities. The lower WRATE it is the slower is the pulse rate for measured power quantity. The metering constant Kh is derived from WRATE as the amount of energy measured for each pulse. That is, if Kh = 1Wh/pulse, a power applied to the meter of 120V and 30A results in one pulse per second. If the load is 240V at 150A, ten pulses per second will be generated. Control is transferred to the MPU for pulse generation if EXT_PULSE > 0. In this case, the pulse rate is determined by APULSEW and APULSER. The MPU has to load the source for pulse generation in APULSEW and APULSER to generate pulses. Irrespective of the EXT_PULSE, status the output pulse rate controlled by APULSEW and APULSER is implemented by the CE only. By setting EXT_PULSE > 0, the MPU is providing the source for pulse generation. If EXT_PULSE is negative, W0SUM_X and VAR0SUM_X are the default pulse generation sources. In this case, creep cannot be controlled since it is an MPU function. The maximum pulse rate is FS /2= 1260.3Hz (MUX_DIV = 1). PULSE_WIDTH allows adjustment of the pulse width for compatibility with calibration and other external equipment. When MUX_DIV = 1, the minimum pulse width possible is 397s. The maximum time jitter is 397s (for MUX_DIV = 1) and is independent of the number of pulses measured. Thus, if the pulse generator is monitored for 1 second, the peak jitter is 397PPM. After 10 seconds, the peak jitter is 39.7PPM. The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it will simply output at its maximum rate without exhibiting any roll-over characteristics. The actual pulse rate, using WSUM as an example, is:
RATE =
X WRATE WSUM FS Hz 2 46
Where FS = 2520.6Hz (sampling frequency for MUX_DIV = 1) or 3276.8Hz (sampling frequency for MUX_DIV = 2) and X is the pulse gain factor derived from CE variables PULSE_SLOW and PULSE_FAST (see table below).
Page: 70 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 CE Address
Name
Default
Description When PULSE_SLOW > 0, the pulse generator input is reduced 64x. When PULSE_FAST > 0, the pulse generator input is increased 16x.
0x28
PULSE_SLOW
1
These two parameters control the pulse gain factor X (see table below). Allowed values are either 1 or -1. X 1.5 * 2 = 6
2 6
PULSE_SLOW -1 -1 1 1 (default)
PULSE_FAST -1 1 -1 1 (default)
0x29
PULSE_FAST
1
1.5 * 2 = 96 1.5 * 2 = 0.09375 1.5
-4
0x2D 0x36 0x37
WRATE SUM_PRE EXT_PULSE
1556 2520 15
Kh = VMAX*IMAX*47.1132 / (In_8*WRATE*NACC*X) Wh/pulse (for MUX_DIV = 1). VMAX*IMAX*36.2409 / (In_8*WRATE*NACC*X) Wh/pulse (for MUX_DIV = 2). PRE_SAMPS * SUM_CYCLES. This variable is also called NACC. Should be 15 or 0. When zero, causes the pulse generators to respond to WSUM_X and VARSUM_X. Otherwise, the generators respond to values the MPU places in APULSEW and APULSER. The maximum pulse width (low-going pulse) is: (2 * PULSE_WIDTH + 1) * 397s (for MUX_DIV = 1) (2 * PULSE_WIDTH + 1) * 305s (for MUX_DIV = 2) 0 is a legitimate value. Wh pulse generator input, to be updated by the MPU when using external pulse generation (see DIO_PW bit). The output pulse rate is: APULSEW * FS * 2-32 * WRATE * 2-14 This input is buffered and can be updated by the MPU during a computation interval. The change will take effect at the beginning of the next interval. VARh pulse generator input to be updated by the MPU when using external pulse generation (see DIO_PV bit). The output pulse rate is: APULSER * FS*2-32 * WRATE * 2-14 This input is buffered and can be updated by the MPU during a computation interval. The change will take effect at the beginning of the next interval.
0x3C
PULSE_WIDTH
50
0x26
APULSEW
0
0x27
APULSER
0
Page: 71 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Current Shunt Variables Input variables: IA_SHUNT and IB_SHUNT can configure the current inputs to accept shunt resistor sensors. In this case the CE provides an additional gain of 8 to the current inputs. This will enable the pulse rate to change by 8 times. In order to maintain a normal pulse rate WRATE may have to be decreased by 8 times. Whenever IA_SHUNT or IB_SHUNT are set to 1 or a positive number, In_8 is assigned a value of 8 in the equation for Kh. CE Address 2A 2B 2C Name IA_SHUNT IB_SHUNT RESERVED Default -1 -1 Description When +1, these variables increase the respective current gain by 8. The gain factor controlled by In_SHUNT is referred to as In_8 throughout this document. Allowed values are 1 or -1. For example, if IB_SHUNT=-1, IB_8 = 1, if IB_SHUNT = 1, IB_8 = 8. IA_SHUNT corresponds to IA_8, IB_SHUNT corresponds to IB_8.
CE Calibration Parameters The table below lists the parameters that are typically entered to affect calibration of meter accuracy. CE Address 8 9 A B C D E Name CAL_IA CAL_VA CAL_IB RESERVED RESERVED RESERVED PHADJ_A 0 These two constants control the CT phase compensation. No compensation occurs when PHADJ_X = 0. As PHADJ_X is increased, more compensation (lag) is introduced. Range: 215 - 1. If it is desired to delay the current by the angle : Default 16384 16384 16384 These constants control the gain of their respective channels. The nominal value for each parameters is 214 = 16384. The gain of each channel is directly proportional to its CAL parameter. Thus, if the gain of a channel is 1% slow, CAL should be scaled by 1/(1 - 0.01). Description
F
PHADJ_B
0
PHADJ _ X = 2 20
a TAN b - c TAN
F0T =
a = 1 + (1 - 2 -9 ) 2 - 2(1 - 2 -9 ) cos( 2F0T )
10 RESERVED 0
F0 FS
b = (1 - 2 -9 ) sin( 2F0T ) c = 1 - (1 - 2 -9 ) cos( 2F0T )
Page: 72 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Other CE Parameters The table below shows CE parameters used for suppression of noise due to scaling and truncation effects as well as scaling factors. CE Address 2F 22 Name QUANTA QUANTB Default 0 0 Description These parameters are added to the Watt calculation to compensate for input noise and truncation. LSB=(VMAX*IMAX / IA_8) *7.4162*10-10 W for phase A, and LSB=(VMAX*IMAX / IB_8) *7.4162*10-10 W for phase B These parameters are added to the VAR calculation to compensate for input noise and truncation. LSB = (VMAX*IMAX / IA_8) * 7.4162*10-10 W for phase A, and LSB = (VMAX*IMAX / IB_8) * 7.4162*10-10 W for phase B These parameters are added to compensate for input noise and truncation in the squaring calculations for I2 and V2. LSB=VMAX2*7.4162*10-10 V2, LSB= (IMAX2/IA_82)*7.4162*10-10 A2 for phase A and LSB= (IMAX2/IB_82)*7.4162*10-10 A2 for phase B. Scale factor for the VAR calculation. The default value of KVAR should never need to be changed. 6448 12880 for MUX_DIV = 1 for MUX_DIV = 2
34 24
QUANT_VARA QUANT_VARB
0 0
35 23
QUANT_IA QUANT_IB
0 0
3B
KVAR
Page: 73 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
TYPICAL PERFORMANCE DATA
Wh Accuracy at Room Temperature
0.2 0.15 0.1 %Error 0.05 0 -0.05 -0.1 -0.15 -0.2 0.1 1 10 A 100 1000
0.3 1 3 10 25 30 100 200
0 Deg 60 Deg -60 Deg 180 Deg
Figure 24: Wh Accuracy, 0.3A - 200A/240V
VARh Accuracy at Room Temperature
0.2 0.15 0.1 0.05 0 -0.05 -0.1 -0.15 -0.2 0.1 90 Deg 150 Deg
3 1 0.3 100 200 10 25 30
% Error
270 Deg
1
10
A
100
1000
Figure 25: VARh Accuracy for 0.3A to 200A/240V Performance
Linearity over Temperature 0.5 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 0.1 1 10
Current [A]
-5C -40C 25C 55C 85C
Error(%)
100
1000
Figure 26: 71M6511H Wh Accuracy over Current at Various Temperatures
Page: 74 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Harmonic Performance
2 1 0 -1
Error [%]
-2 -3 -4 -5 -6 -7 -8 1 3 5 7 9 11 13
Harmonic 50Hz Harmonic Data 60Hz Harmonic Data
15
17
19
21
23
25
Test performed at current distortion amplitude of 40% and voltage distortion amplitude of 10% as per IEC 62053, part 22.
Figure 27: Meter Accuracy over Harmonics at 240V, 30A
Meter Accuracy over Temperature (71M6511H)
Accuracy [PPM/C]
15 10 5 0 -5 -10 -15 -60 -40 -20 0 20 40 60 80
Limit Limit typical chip
100
Temperature [C]
Figure 28: Typical Meter Accuracy over Temperature Relative to 25C (w/ Temperature Compensation)
Page: 75 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
APPLICATION INFORMATION
Connection of Sensors (CT, Resistive Shunt, Rogowski Coil)
Figure 29 and Figure 30 show how resistive dividers, current transformers, restive shunts, and Rogowski coils are connected to the voltage and current inputs of the 71M6511.
Vout = R * Iout = R * Iin/N Iout R
VA = Vin * Rout/(Rout + Rin)
core
VA
Vin Rin Rout
Iin
IA
Vout
Iin
1/N Filter
V3P3
Iout
Figure 29: Resistive Voltage Divider (left), Current Transformer (right)
Vout = R * Iin Iin R
IA
Vout
Iin
1/N
Vout = dIin /dt Vout R
IA
VC
V3P3
V3P3
Iin
Figure 30: Resistive Shunt (left), Rogowski Coil (right)
Distinction between 71M6511 and 71M6511H Parts
71M6511H parts go through a process of trimming and characterization during production that make them suitable to highaccuracy applications. The first process applied to the 71M6511H is the trimming of the reference voltage, which is guaranteed to have accuracy over temperature of better that 10PPM/C. The second process applied to the 71M6511H is the characterization of the reference voltage over temperature. The coefficients for the reference voltage are stored in so-called trim fuses (I/O RAM registers TRIMBGA, TRIMBGB, TRIMM[2:0]. The MPU program can read these trim fuses and calculate the correction coefficients PPM1 and PPM2 per the formulae given in the Performance Specifications section (VREF, VBIAS). See the Temperature Compensation section for details. The fuse TRIMBGB is non-zero for the 71M6511H part and zero for the 71M6511 part. Trim fuse information is not available for non-H parts. Thus, the standard are to be applied. These settings are: * * PPMC = TC1 * 22.46 = -149 PPMC2 = TC2 * 1150.1 = -392
Page: 76 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Temperature Compensation and Mains Frequency Stabilization for the RTC
The accuracy of the RTC depends on the stability of the external crystal. Crystals vary in terms of initial accuracy as well as in terms of behavior over temperature. The flexibility provided by the MPU allows for compensation of the RTC using the substrate temperature. To achieve this, the crystal has to be characterized over temperature and the three coefficients Y_CAL, Y_CALC, and Y_CAL_C2 have to be calculated. Provided the IC substrate temperatures tracks the crystal temperature, the coefficients can be used in the MPU firmware to trigger occasional corrections of the RTC seconds count, using the RTC_DEC_SEC or RTC_INC_SEC registers in I/O RAM. It is not recommended to measure crystal frequency directly due to the error introduced by the measurement probes. A practical method to measure the crystal frequency (when installed on the PCB with the 71M6511) is to have a DIO pin toggle every second, based on the RTC interrupt, with all other interrupts disabled. When this signal is measured with a precision timer, the crystal frequency can be obtained from the measured time period t (in s):
f = 32768
10 6 s t
Example: Let us assume a crystal characterized by the measurements shown in Table 62. The values show that even at nominal temperature (the temperature at which the chip was calibrated for energy), the deviation from the ideal crystal frequency is 11.6 PPM, resulting in about one second inaccuracy per day, i.e. more than some standards allow. Deviation from Nominal Temperature [C] +50 +25 0 -25 Measured Frequency [Hz] 32767.98 32768.28 32768.38 32768.08 Deviation from Nominal Frequency [PPM] -0.61 8.545 11.597 2.441
-50 32767.58 -12.817 Table 62: Frequency over Temperature As Figure 31 shows, even a constant compensation would not bring much improvement, since the temperature characteristics of the crystal are a mix of constant, linear, and quadratic effects (in commercially available crystals, the constant and quadratic effects are dominant).
32768.5 32768.4 32768.3 32768.2 32768.1 32768 32767.9 32767.8 32767.7 32767.6 32767.5 -50 -25 0 25 50
Figure 31: Crystal Frequency over Temperature The temperature characteristics of the crystal are obtained from the curve in Figure 31 by curve-fitting the PPM deviations. A fairly close curve fit is achieved with the coefficients a = 10.89, b = 0.122, and c = -0.00714 (see Figure 32).
Page: 77 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 When applying the inverted coefficients, a curve (see Figure 32) will result that effectively neutralizes the original crystal characteristics. The frequencies were calculated using the fit coefficients as follows:
a b c f = f nom 1 + 6 + T 6 + T 2 6 10 10 10
32768.5 32768.4 32768.3 32768.2 32768.1 32768 32767.9 32767.8 32767.7 32767.6 32767.5 -50 -25 0 25 50 crystal curve fit inverse curve
Figure 32: Crystal Compensation The MPU Demo Code supplied with the TERIDIAN Demo Kits has a direct interface for these coefficients and it directly controls the RTC_DEC_SEC or RTC_INC_SEC registers. The Demo Code uses the coefficients in the following form:
CORRECTION ( ppm) =
Y _ CAL Y _ CALC Y _ CALC 2 +T +T2 10 100 1000
Note that the coefficients are scaled by 10, 100, and 1000 to provide more resolution. For our example case, the coefficients would then become (after rounding, since the Demo Code accepts only integers): Y_CAL = 109, Y_CALC = 12, Y_CALC2 = 7 Alternatively, the mains frequency may be used to stabilize or check the function of the RTC. For this purpose, the CE provides a count of the zero crossings detected for the selected line voltage in the MAIN_EDGE_X address. This count is equivalent to twice the line frequency, and can be used to synchronize and/or correct the RTC.
External Temperature Compensation
In a production electricity meter, the 71M6511 or 71M6511H is not the only component contributing to temperature dependency. In fact, a whole range of components (e.g. current transformers, resistor dividers, power sources, filter capacitors) will exhibit slight or pronounced temperature effects. Since the output of the on-chip temperature sensor is accessible to the MPU, temperature-compensation mechanisms with great flexibility, i.e. beyond the capabilities implemented in the CE, are possible.
Temperature Measurement
Temperature measurement can be implemented with the following steps: 1) 2) 3) At a known temperature TN, read the TEMP_RAW register of the CE and write the value into TEMP_NOM. Read the TEMP_X register at the known temperature. The obtained value should be <0.1C. The temperature T (in C) at any environment can be obtained by reading TEMP_X and applying the following formula:
T = TN +
TEMP _ X 10
Page: 78 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Connecting LCDs
The 71M6511 has a LCD controller on-chip capable of controlling static or multiplexed LCDs. Figure 33 shows the basic connection for a LCD.
71M6511
LCD
segments
commons
Figure 33: Connecting LCDs Figure 34 shows how 5V LCDs can be operated even when a 5V supply is not available. Setting the I/O RAM register LCD_BSTEN to 1 starts the on-chip boost circuitry that will output an AC frequency on the VDRV pin. Using a small coupling capacitor, two general-purpose diodes and a reservoir capacitor, a 5VDC voltage is generated which can be fed back into the VLCD pin of the 71M6511. The LCD drivers are enabled with the I/O register LCD_ON; I/O register LCD_FS is used to adjust contrast, and LCD_MODE selects the operation mode (LCD type).
V3P3
LCD_BSTEN
71M6511
V3P3
VDRV
5VDC
VLCD
Contrast ON/OFF LCD_FS LCD_EN
5V LCD
LCD type LCD_MODE
segments
commons
Figure 34: LCD Boost Circuit
Page: 79 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Connecting I2C EEPROMs
I2C EEPROMs or other I2C compatible devices should be connected to the DIO pins DIO4 and DIO5, as shown in Figure 35. Pull-up resistors of roughly 3k to V3P3 should be used for both SCL and SDA signals. The DIO_EEX register in I/O RAM must be set to 1 in order to convert the DIO pins DIO4 and DIO5 to I2C pins SCL and SDA.
71M6511
3k
V3P3 3k EEPROM
DIO4 DIO5
SCL SDA
Figure 35: EEPROM Connection
Connecting 5V Devices
In general, all pins of the 71M6511 are compatible with external 5V devices. The exceptions are the power supply pins and the RX pin of the UART (see section Electrical Specifications).
V3P3 R1 = 100k
71M651X
VIN
RX
Figure 36: Interfacing RX to a 0-5V Signal Figure 36 shows how a 5V signal from an external device can be safely interfaced to the RX pin.
Page: 80 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Optical Interface
The pins OPT_TX and OPT_RX can be used for a regular serial interface, e.g. by connecting a RS_232 transceiver, or they can be used to directly operate optical components, e.g. an infrared diode and phototransistor implementing a FLAG interface. Figure 37 shows the basic connections. The OPT_TX pin becomes active when the I/O RAM register OPT_TXDIS is set to 0.
V3P3 71M6511 OPT_RX 100pF 100k Phototransistor
R1
V3P3
OPT_TX
R2
LED
Figure 37: Connection for Optical Components
Connecting V1 and Reset Pins
A voltage divider should be used to establish a safe range for V1 when the meter is in mission mode (V1 must be lower than 2.9V in all cases in order to keep the hardware watchdog timer enabled). For proper debugging or loading code into the 71M6511 mounted on a PCB, it is necessary to have a provision like the header shown above R1 in Figure 38. A shorting jumper on this header pulls V1 up to V3P3, disabling the hardware watchdog timer. C1 helps suppressing ESD.
R1
R3 10k
Vin
R2
C1 100pF
V1
Figure 38: Voltage Divider for V1 Even though a functional meter will not necessarily need a reset switch, it is useful to have a reset pushbutton for prototyping. When a circuit is used in an EMI environment, the RESETZ pin should be supported by the external components shown in Figure 39. R1 should be in the range of 200, R2 should be around 10. The capacitor C1 should be 1nF. R1 and C1 should be mounted as close as possible to the IC. In cases where the trace from the pushbutton switch to the RESETZ pin poses a problem, R2 can be removed.
Page: 81 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
71M6511 V3P3 10 R2 Pushbutton R1 200 RESETZ C1 1nF DGND V3P3
Figure 39: External Components for RESETZ
Flash Programming
Operational or test code can be programmed into the flash memory using either an in-circuit emulator or the Flash Download Board Module (FDBM) available from TERIDIAN. The flash programming procedure uses the E_RTS, E_RXTX, and E_TCLK pins.
MPU Firmware Library
All application-specific MPU functions mentioned above under "Application Information" are available from TERIDIAN as a standard ANSI C library and as ANSI "C" source code. The code is available as part of the Demonstration Kit for the 71M6511 and 71M6511H ICs. The Demonstration Kits come with the 71M6511 or 71M6511H IC preprogrammed with demo firmware mounted on a functional sample meter PCB (Demo Board). The Demo Boards allow for quick and efficient evaluation of the IC without having to write firmware or having to supply an in-circuit emulator (ICE). A reference guide for firmware development on the 71M6511 and 71M6511H is available as a separate document (Software User's Guide, "SUG"). The User's Manuals supplied with the Demo Kits contain MPU address maps for the demo code as well as other useful information, such as sample calibration procedures.
Page: 82 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
SPECIFICATIONS
Electrical Specifications
ABSOLUTE MAXIMUM RATINGS Supplies and Ground Pins: V3P3D, V3P3A | V3P3D - V3P3A | VLCD VBAT GNDD Analog Output Pins: VREF, VBIAS V2P5 Analog Input Pins: IA, VA, IB XIN, XOUT RX OPT_RX Digital Input Pins: DIO4-11, DIO14-17, E_RXTX, E_RST TEST, RESETZ All Other Pins: Input pins Output pins Temperature: Operating junction temperature (peak, 100ms) Operating junction temperature (continuous) Storage temperature Solder temperature - 10 second duration ESD Stress: Pins IA, VA, IB, RX, TX, E_RST, E_TCLK, E_RXTX All other pins 6kV 2kV 140 C 125 C -45 C to 165 C 250 C -5mA to 5mA -0.5V to V3P3D+0.5V -30mA to 30mA -0.5 to V3P3D+0.5V -0.5 to 6V -0.5 to V3P3D+0.5V -0.5V to V3P3A+0.5V -0.5V to 3.0V -0.5V to 3.6V -1mA to 1mA -0.5 to V3P3A+0.5V -1mA to 1mA, -0.5 to V3P3A+0.5V -1mA to 1mA, -0.5V to 3.0V -0.5V to 4.6V 0V to 0.5V -0.5V to 7V -0.5V to 4.6V -0.5V to +0.5V
Stresses beyond Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to GNDA.
Page: 83 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 RECOMMENDED OPERATING CONDITIONS PARAMETER 3.3V Supply Voltage (V3P3A, V3P3D) VLCD VBAT Operating Temperature
CONDITION Normal Operation Battery Backup No Battery Battery Backup
MIN 3.0 0 2.9 2.0 -40
TYP 3.3
MAX 3.6 3.45 5.5 3.8 85
UNIT V V V V C
Externally Connect to V3P3D
V3P3A and V3P3D should be shorted together on the circuit board. GNDA and GNDD should also be shorted on the circuit board.
LOGIC LEVELS
PARAMETER Digital high-level input voltage, VIH Digital low-level input voltage, VIL ILOAD = 1mA Digital high-level output voltage VOH ILOAD = 15mA Digital low-level output voltage VOL Input pull-up current, IIL RESETZ E_RXTX, E_RST Other digital inputs Input pull down current, IIH TEST Other digital inputs VIN=V3P3D 10 -1 100 1 A A ILOAD = 1mA ILOAD = 15mA VIN=0V 10 10 -1 100 100 1 A A A CONDITION MIN 2 -0.3 V3P3D -0.4 V3P3D0.6 0 0.4 0.8 TYP MAX V3P3D 0.8 V3P3D UNIT V V V V V V
Page: 84 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 SUPPLY CURRENT PARAMETER V3P3A + V3P3D + VLCD current V3P3A current V3P3D current VLCD current VBAT current CONDITION Normal Operation, V3P3A=V3P3D=VLCD=3.3V CKMPU=614kHz VBAT=3.6V No Flash memory write Normal Operation, V3P3A=V3P3D=VLCD=3.3V V3P3D current VBAT=3.6V, no Flash memory write CKMPU=1,228kHz CKMPU=2,456kHz CKMPU=4,912kHz Power save/sleep mode V3P3A + V3P3D current V3P3A=V3P3D=VLCD=3.3V, CE, ADC, E_TCLK, VREF disabled CKMPU=153.5kHz CKMPU=38.4kHz Normal Operation as above, except write Flash at maximum rate. Battery backup, fOSC = 32kHz 25C 85C V3P3A=V3P3D=VLCD=0V 2.9 3.6 5.1 mA mA mA -300 MIN TYP 6.4 3.7 2.5 0.2 MAX 9.5 4.3 4.8 0.4 300 UNIT mA mA mA mA nA
6 4.9 7 2 4
7
mA mA mA
V3P3D current, Write Flash
VBAT current, VBAT=3.6V
4 12
A A
2.5V VOLTAGE REGULATOR Unless otherwise specified, load = 5mA PARAMETER Voltage overhead V3P3-V2P5 PSSR V2P5/V3P3 CONDITION Reduce V3P3 until V2P5 drops 200mV RESETZ=1, iload=0 MIN TYP MAX 440 -3 +3 UNIT mV mV/V
Page: 85 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
VREF, VBIAS
Unless otherwise specified, VREF_DIS=0 PARAMETER VREF output voltage, VNOM(25) VREF chop step VREF output impedance VNOM definition
A
CONDITION Ta = 22C
MIN 1.193
TYP 1.195
MAX 1.197 40 2.5
UNIT V mV k V
VREF_CAL = 1, ILOAD = 10A, -10A 2 VNOM(T) = VREF(22) + (T-22)TC1 + (T-22) TC2 -- If TRIMBGA and TRIMBGB available (6511H) --
VREF temperature coefficients TC1 (linear) TC2 (quadratic) TRIMBGA, TRIMBGB, TRIMM[2:0]: See TRIMSEL, TRIM registers
x(33-0.28y) + 0.33y + 7.9 x(0.02-0.0002y) - 0.46 where x = 0.1TRIMBGB - 0.14(TRIMM[2:0]+0.5),
TEMP _ NOM - 500TRIM _ BGA - 370000 4.7404 y= 900
-10 10
V/C V/C2
VREF(T) deviation from VNOM(T)
VREF(T ) - VNOM (T ) 106 VNOM max(| T - 22 |,40)
ppm/C
-- If TRIMBGA and TRIMBGB not available (6511) -VREF temperature coefficients TC1 (linear) TC2 (quadratic) VREF(T) deviation from VNOM(T)
7.0 -0.341 +40 25 1.5 1.5 240 (+1%) (+2%) 500
V/C V/C2 ppm/C ppm/ year V V
VREF(T ) - VNOM (T ) 106 VNOM max(| T - 22 |,40)
VREF aging VBIAS output voltage
Ta = -40C to +85C Ta = 25C
-40
Ta = 25C (-1%) Ta = -40C to 85C (-2%) ILOAD = 1mA, -1mA VBIAS output impedance A This relationship describes the nominal behavior of VREF at different temperatures.
CRYSTAL OSCILLATOR
Crystal is disconnected. Test load is series 200pF, 100k connected between DGND and XOUT. PARAMETER CONDITION MIN TYP Maximum Output Power to Crystal4 Crystal connected XIN to XOUT Capacitance1 Capacitance to DGND1 XIN XOUT Watchdog RTC_OK threshold MAX 1 3 5 5 25 UNIT W pF pF pF kHz
Page: 86 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 ADC CONVERTER, VDD REFERENCED FIR_LEN=0, VREF_DIS=0, VDDREFZ=0 PARAMETER Recommended Input Range (Vin-V3P3A) Voltage to Current Crosstalk: CONDITION MIN -250 Vin = 200mV peak, 65Hz, on VA -10 10 V/V measurement on IA or IB -75 -90 90 1.7 150
2097152
TYP
MAX 250
UNIT mV peak
10 6 *Vcrosstalk cos(Vin - Vcrosstalk ) Vcrosstalk = largest Vin
THD (First 10 harmonics) 250mV- peak 20mV- peak Input Impedance Temperature coefficient of Input Impedance LSB size Digital Full Scale ADC Gain Error versus %Power Supply Variation
Vin=65Hz, 64kpts FFT, BlackmanHarris window Vin=65Hz Vin=65Hz FIR_LEN=1
40
dB dB k /C nV/LSB LSB
10 6 Nout PK 357nV / VIN 100 V 3P3 A / 3.3
Input Offset (Vin-V3P3A) OPTICAL INTERFACE PARAMETER OPT_TX VOH (V3P3D-OPT_TX) OPT_TX VOL OPT_RX Vin Threshold (VinRISING+VinFALLING)/2 OPT_RX Vin Hysteresis (VinRISING-VinFALLING) OPT_RX input impedance TEMPERATURE SENSOR PARAMETER Nominal Sensitivity (Sn)4 Nominal Offset (Nn) 4 Temperature Error
1
Vin=200mV peak, 65Hz V3P3A=3.0v, 3.6V -10
50
ppm/%
10
mV
CONDITION ISOURCE=1mA ISINK=20mA
MIN
TYP
MAX 0.4 0.7 300 30
UNIT V V mV mV M
200 5 |Vin|300mV 1
250
CONDITION TA=25C, TA=75C Nominal relationship: N(T)= Sn*T+Nn TA = -40C to +85C
MIN
TYP -900 400000
MAX
UNIT LSB/C LSB
ERR = (T - 25) -
( N (T ) - N (25)) Sn
-3
3
C
Page: 87 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
LCD BOOST
PARAMETER VDRV Frequency VDRV Sink Current VDRV Source Current VLCD Target Voltage VLCD Input Current CONDITION Vol=1.5V Voh=1.5V VLCD=5.0V, LCD_FS=1F, LCD_MODE=0,1,2,3 LCD_BSTEN=1 MIN 1.2 1.2 4.5 TYP OSC/2 MAX 2.75 2.6 5.5 450 UNIT Hz mA mA V A
LCD DRIVERS
Applies to all COM and SEG pins. Unless otherwise stated, VLCD=5.0V, LCD_FS=1F CONDITION PARAMETER MIN VLC0 Max Voltage (LCD_FS =1F) With respect to VLCD -0.2 VLC0 Min Voltage (LCD_FS =00) With respect to VLCD*0.7 -0.2 VLC1 Voltage, -10 With respect to 2*VLCD/3 1/3 bias -10 With respect to VLCD/2 1/2 bias VLC0 Voltage, -15 With respect to VLCD/3 1/3 bias -10 With respect to VLCD/2 1/2 bias Output Impedance ILOAD=10A TYP MAX 0 0.2 +10 +10 +15 +10 30 UNIT V V % % % % k
RTC
PARAMETER Range for date CONDITION MIN 2000 TYP MAX 2255 UNIT year
RESETZ
PARAMETER Reset pulse width Reset pulse fall time CONDITION MIN 5 TYP MAX 1 UNIT s s
COMPARATORS
PARAMETER Offset Voltage V1-VBIAS Hysteresis Current V1 Response Time V1 WD Disable Threshold (V1-V3P3A) CONDITION MIN -20 Vin = VBIAS - 100mV +100mV overdrive 0.8 2 -400 TYP MAX 15 1.2 15 -10 UNIT mV A s mV
Page: 88 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
RAM AND FLASH MEMORY
PARAMETER CE RAM wait states Flash write cycles Flash data retention Flash data retention Flash byte writes between page or mass erase operations CONDITION CKMPU = 4.9MHz CKMPU = 1.25MHz -40C to +85C 85C 25C MIN 5 2 20,000 10 100 TYP MAX UNIT Cycles Cycles Cycles Years Years Cycles
2
FLASH MEMORY TIMING
PARAMETER Write Time per Byte Page Erase (512 bytes) Mass Erase Flash byte writes between page or mass erase operations CONDITION MIN TYP MAX 42 20 200 2 UNIT s ms ms Cycles
EEPROM INTERFACE
PARAMETER Write Clock frequency CONDITION CKMPU=4.9MHz, Using interrupts CKMPU=4.9MHz, "bitbanging" DIO4/5 MIN TYP 78 150 MAX UNIT kHz kHz
FOOTNOTES
This parameter is has been verified in production samples, but is not measured in production. This parameter is has been verified in production samples, but is measured in production only at DC. 3 This parameter is measured in production at the limits of the specified operating temperature. 4 This parameter defines a nominal relationship rather than a measured parameter. Correct circuit operation is verified with other specs that use this nominal relationship as a reference.
2 1
Recommended External Components
NAME C1 C2 XTAL CXS CXL CBIAS CBST1 C2P5 CBST2 FROM V3P3A V3P3D XIN XIN XOUT VBIAS VDRV V2P5 VLCD TO AGND DGND XOUT AGND AGND AGND External DGND DGND FUNCTION Bypass capacitor for 3.3V supply Bypass capacitor for 3.3V supply 32.768kHz crystal. Electrically similar to ECS ECX-3TA series Load capacitor for crystal (depends on crystal specs and board parasitics). Bypass capacitor for VBIAS Boost charging capacitor Bypass capacitor for V2P5 Boost bypass capacitor VALUE 0.120% 0.120% 32.768 2210% 2210% 100020% 3320% 0.120% 0.2220% UNIT F F kHz pF pF pF nF F F
Page: 89 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Packaging Information
64-Pin LQFP PACKAGE OUTLINE (Bottom View). NOTE: Controlling dimensions are in mm.
11.7 12.3
11.7 12.3
PIN No. 1 Indicator 9.8 10.2 0.00 0.20
+
0.60 Typ.
0.50 Typ.
0.14 0.28
1.40 1.60
Page: 90 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Pinout (Top View)
E_TCLK OPT_RX E_RST GNDA V3P3A
50
VBIAS
61
51
64
63
62
60
59
58
57
56
55
54
53
GNDD E_RXTX OPT_TX TMUXOUT TX SEG3/SCLK VDRV CKTEST V3P3D SEG4/SSDATA SEG5/SFR SEG37/DIO17 COM0 COM1 COM2 COM3
52
49
GNDA
48 47 46 45
XOUT
VLCD
TEST
XIN
VREF
V1
IB
IA
VA
1 2 3 4 5 6 7 8 9
RESETZ V2P5 VBAT RX SEG31/DIO11 SEG30/DIO10 SEG29/DIO9 SEG28/DIO8 SEG27/DIO7 SEG26/DIO6 SEG25/DIO5 SEG24/DIO4 SEG19 SEG18 SEG17 SEG16
TERIDIAN
71M6511-IGT
44 43 42 41 40 39 38 37 36 35 34
10 11 12 13 14 15 16
20
21
22
23
24
25
26
27
28
29
30
31
18
17
SEG1
19
SEG36/DIO16
SEG0
SEG2
SEG6/SRDY
SEG7/MUX_SYNC
SEG34/DIO14
SEG35/DIO15
SEG9 SEG10
SEG11
SEG8
SEG13
SEG12
SEG14
Page: 91 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
SEG15
32
33
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
Pin Descriptions
Power/Ground Pins Name GNDA GNDD V3P3A V3P3D VBAT V2P5 VLCD Analog Pins Name IA VA IB Pin # 54 51 53 Type I I I Circuit 6 6 6 Description Line Current Sense Input: This pin is a voltage input to the internal A/D converter. Typically, it is connected to the output of a current transformer or shunt resistor. If the pin is unused it must be connected to V3P3A or tied to the IB pin. Line Voltage Sense Input: This pin is a voltage input to the internal A/D converter. Typically, it is connected to the output of a resistor divider. If the pin is unused it must be tied to V3P3A. Line Current Sense Input: This pin is a voltage input to the internal A/D converter. Typically, it is connected to the output of a current transformer or shunt resistor. If the pin is unused it must be connected to V3P3A or tied to the IA pin. Comparator Input: This pin is a voltage input to the internal comparator. The voltage applied to the pin is compared to an internal reference voltage of 1.5V. If the input voltage is above the reference, the comparator output will be high (1). If the comparator output is low, a voltage fault will occur. See the precautions in the Applications Section for terminating this pin. Voltage Reference for the ADC. A 0.1F capacitor to GNDA should be connected to this pin. This pin outputs the reference voltage used by the power fault detection circuit. A 1,000pF capacitor to GND should be connected to this pin. Crystal Inputs: A 32kHz style crystal should be connected across these pins. Typically, a 20pF capacitor is also connected from each pin to GNDA. It is important to minimize the capacitance between these pins. See the crystal manufacturer datasheet for details. Voltage boost output. Pin # 49, 58 1 50 9 46 47 62 Type P P P P P O P Description Analog ground: This pin should be connected directly to the ground plane. Digital ground: This pin should be connected directly to the ground plane. Analog power supply: A 3.3V power supply should be connected to this pin. Digital power supply: A 3.3V power supply should be connected to this pin. Battery backup power supply. A battery or super-capacitor should be connected between VBAT and GNDD. If no battery is used, connect VBAT to V3P3D. Output of the internal 2.5V regulator. A 0.1F capacitor to GNDA should be connected to this pin. LCD power supply. A DC source of 3.3V to 5.0V should be connected to this pin.
V1
56
I
7
VREF VBIAS XIN XOUT VDRV
55 52 59 61 7
O O I O
9 9 8 4
Pin types: P = Power, O = Output, I = Input, I/O = Input/Output The circuit number denotes the equivalent circuit, as specified under "I/O Equivalent Circuits".
Page: 92 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007 Digital Pins: Name COM3, COM2, COM1, COM0 SEG19...SEG8, SEG2...SEG0 SEG24/DIO4... SEG31/DIO11, SEG34/DIO14... SEG37/DIO17 SEG7/ MUX_SYNC SEG6/SRDY SEG5/SFR SEG4/SDATA SEG3/SCLK CKTEST TMUXOUT OPT_RX OPT_TX Pin # 16 15 14 13 See pinout See pinout 24 23 11 10 6 8 4 57 3 Type O O O O I/O O O O O O I O Circuit 5 5 3, 4, 5 4, 5 2, 5 4, 5 4, 5 4, 5 4 4 7 4 Description LCD Common Outputs: These 4 pins provide the select signals for the LCD display. Dedicated LCD Segment Output pins. Multi-use pins, configurable as either LCD SEG driver or DIO (DIO4 = SCK, DIO5 = SDA when configured as EEPROM interface, WPULSE = DIO6, VARPULSE = DIO7 when configured as pulse outputs). If unused, these pins must be configured as outputs. Multi-use-pin LCD Segment Output/ MUX_SYNC is output for Synchronous serial interface Multi-use-pin, LCD Segment Outputs/ SRDY input for Synchronous serial interface. When configured as SRDY, this pin must be pulled down to GNDD. Multi-use-pin, LCD Segment Output/ SFR output for Synchronous serial interface. Multi-use-pin, LCD Segment Output/ SDATA output for Synchronous serial interface. Multi-use-pin, LCD Segment Output/ SCLK output for Synchronous serial interface. Clock PLL output. Can be enabled and disabled by CKOUT_DIS. Digital output test multiplexer. Controlled by DMUX[3:0]. Optical Receive Input: This pin may receive a signal from an external photo-detector used in an IR serial interface. If this pin is unused it must be terminated to V3P3D or GNDD. Optical LED Transmit Output: This pin is designed to directly drive an LED for transmitting data in an IR serial interface. Can be tristated with OPT_TXDIS to be multiplexed with other DIO pins. This input pin resets the chip into a known state. For normal operation, this pin is set to 1. To reset the chip, this pin is driven to 0. This pin has an internal 30A (nominal) current source pull up. A 0.1F capacitor to GNDD should be connected to this pin. See the precautions in the Applications Section for terminating this pin. UART input. The voltage applied at this input must be below 3.6V. If this pin is unused it must be terminated to V3P3D or GNDD. UART output. Emulator serial data. This pin has an internal pull-up resistor. Emulator clock. Emulator reset. This pin has an internal pull-up resistor. See the precautions in the Applications Section for terminating this pin. Enables Production Test. This pin must be grounded in normal operation.
RESETZ
48
I
1
RX TX E_RXTX E_TCLK E_RST TEST
45 5 2 64 63 60
I O I/O O I/O I
3 4 1, 4 4 1, 4 7
Pin types: P = Power, O = Output, I = Input, I/O = Input/Output The circuit number denotes the equivalent circuit, as specified on the following page.
Page: 93 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
I/O Equivalent Circuits:
V3P3D V3P3D V3P3A 110K Digital Input Pin GNDD GNDD Digital Input Equivalent Circuit Type 1: Standard Digital Input or pin configured as DIO Input with Internal Pull-Up V3P3D V3P3A V3P3D Digital Input Pin GNDD CMOS Input 110K GNDD LCD Output Equivalent Circuit Type 5: LCD SEG or pin configured as LCD SEG GNDA VREF Equivalent Circuit Type 9: VREF CMOS Input LCD Driver LCD SEG Output Pin from internal reference VREF Pin
Analog Input Pin GNDA
To MUX
from internal reference
V2P5 Pin GNDD
Digital Input Type 2: Pin configured as DIO Input with Internal Pull-Down V3P3D
Analog Input Equivalent Circuit Type 6: ADC Input
V2P5 Equivalent Circuit Type 10: V2P5
V3P3A Digital Input Pin GNDD GNDA Digital Input Type 3: Standard Digital Input or pin configured as DIO Input V3P3D V3P3D V3P3D Comparator Input Equivalent Circuit Type 7: Comparator Input GNDD VLCD Equivalent Circuit Type 11: VLCD Power CMOS Input
Comparator Input Pin
To Comparator
VLCD Pin
LCD Drivers
CMOS Output GNDD GNDD
Digital Output Pin
Oscillator Pin GNDD
To Oscillator
VBAT Pin GNDD
Power Down Circuits
Digital Output Equivalent Circuit Type 4: Standard Digital Output or pin configured as DIO Output
Oscillator Equivalent Circuit Type 8: Oscillator I/O
VBAT Equivalent Circuit Type 12: VBAT Power
Page: 94 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6
71M6511/71M6511H
Single-Phase Energy Meter IC DATA SHEET
AUGUST 2007
ORDERING INFORMATION
ORDERING NUMBER 71M6511-IGT 71M6511-IGT/F 71M6511-IGTR 71M6511-IGTR/F 71M6511H-IGT 71M6511H-IGT/F 71M6511H-IGTR 71M6511H-IGTR/F PACKAGE MARKING 71M6511-IGT 71M6511-IGT 71M6511-IGT 71M6511-IGT 71M6511H-IGT 71M6511H-IGT 71M6511H-IGT 71M6511H-IGT
PART DESCRIPTION 71M6511 64-pin LQFP, 0.5% accuracy 71M6511 64-pin Lead-Free LQFP, 0.5% accuracy 71M6511 64-pin LQFP, 0.5% accuracy, T&R 71M6511 64-pin Lead-Free LQFP, 0.5% accuracy, T&R 71M6511H 64-pin LQFP, 0.1% accuracy 71M6511H 64-pin Lead-Free LQFP, 0.1% accuracy 71M6511H 64-pin LQFP, 0.1% accuracy, T&R 71M6511H 64-pin Lead-Free LQFP, 0.1% accuracy, T&R
Data Sheet: This Data Sheet is proprietary to TERIDIAN Semiconductor Corporation (TSC) and sets forth design goals for the described product. The data sheet is subject to change. TSC assumes no obligation regarding future manufacture, unless agreed to in writing. If and when manufactured and sold, this product is sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement and limitation of liability. TERIDIAN Semiconductor Corporation (TSC) reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that a data sheet is current before placing orders. TSC assumes no liability for applications assistance.
TERIDIAN Semiconductor Corp., 6440 Oak Canyon, Irvine, CA 92618 TEL (714) 508-8800, FAX (714) 508-8877, http://www.teridian.com 8/17/2007
Page: 95 of 95
(c) 2005-2007 TERIDIAN Semiconductor Corporation
V2.6

▲Up To Search▲

Price & Availability of 71M6511-IGT

	To Download 71M6511-IGT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .